Abstract
Recent computer architectures provide new kinds of on-chip parallelism, including support for multithreading. This trend toward hardware support for multithreading is expected to continue for PC, workstation and high-end architectures. Given the need to find sequences of independent instructions, and the difficulty of achieving this via compiler technology alone, OpenMP could become an excellent means for application developers to describe the parallelism inherent in applications for such architectures. In this paper, we report on several experiments designed to increase our understanding of the behavior of current OpenMP on such architectures. We have tested two different systems: a Sun Fire V490 with Chip Multiprocessor technology and a Dell Precision 450 workstation with Simultaneous MultiThreading technology. OpenMP performance is studied using the EPCC Microbenchmark suite, subsets of the benchmarks in SPEC OMPM2001 and the NAS parallel benchmark 3.0 suites.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
AMD Multi-Core: Introducing x86 Multi-Core Technology & Dual-Core Processors from AMD (2005), http://multicore.amd.com/
Aslot, V., Domeika, M., Eigenmann, R., Gaertner, G., Jones, W.B., Parady, B.: SPE-Comp: A New Benchmark Suite for Measuring Parallel Computer Performance. In: Eigenmann, R., Voss, M.J. (eds.) WOMPAT 2001. LNCS, vol. 2104, pp. 1–10. Springer, Heidelberg (2001)
Balakrishnan, S., Rajwar, R., Upton, M., Lai, K.: The Impact of Performance Asymmetry in Emerging Multicore Architectures. In: 32nd Annual International Symposium on Computer Architecture (ISCA) (June 2005)
Bull, J.M., O’Neill, D.: A Microbenchmark Suite for OpenMP 2.0. In: Proceedings of the Third European Workshop on OpenMP (EWOMP 2001), Barcelona, Spain (September 2001)
Frumkin, M.: Efficiency and Scalability of an Explicit Operator on an IBM POWER4 System. Technical Report NAS-02-008, NASA Ames Research Center (August 2002)
Guiang, C., Purkayastha, A., Milfeld, K., Boisseau, J.: Memory performance of dual-processor nodes: comparison of Intel Xeon and AMD Opteron memory subsystem architectures. In: Proceedings for ClusterWorld Conference & Expo 2003, San Jose, CA (June 2003)
Hernandez, O., Liao, C., Chapman, B.M.: Dragon: A Static and Dynamic Tool for OpenMP. In: Chapman, B.M. (ed.) WOMPAT 2004. LNCS, vol. 3349, pp. 53–66. Springer, Heidelberg (2005)
Horel, T., Lauterbach, G.: UltraSPARC-III: designing third-generation 64-bit per-formance. IEEE Micro 19(3), 73–85 (1999)
Jin, H., Frumkin, M., Yan, J.: The OpenMP Implementation of NAS Parallel Bench-marks and its Performance. Technical Report NAS-99-011. NASA Ames Research Center (1999)
Kalla, R., Sinharoy, B., Tendler, J.: IBM POWER5 chip: a dualcore multithreaded processor. IEEE Micro 24(2), 40–47 (2004)
Koufaty, D., Marr, D.T.: Hyperthreading Technology in the NetBurst Microarchitec-ture. IEEEMicro (2003)
Lee, M., Whitney, B., Copty, N.: Performance and Scalability of OpenMP Programs on the Sun FireTM E25K Throughput Computing Server. In: Chapman, B.M. (ed.) WOMPAT 2004. LNCS, vol. 3349, pp. 19–28. Springer, Heidelberg (2005)
Liu, F., Chaudhary, V.: Extending OpenMP for heterogeneous chip multiprocessors Parallel Processing. In: Proceedings of International Conference on Parallel Processing, October 2003, pp. 161–168 (2003)
Moore, C.: POWER4 System Microarchitecture. Microprocessor Forum (2000)
Nagarajayya, N.: Improving Application Efficiency Through Chip Multi-Threading, (March 10, 2005), http://developers.sun.com/solaris/articles/chip_multi_thread.html
Nikolopoulos, D.S.: Code and Data Transformation for Improving Shared Cache Per-formance on SMT Processors. In: Veidenbaum, A., Joe, K., Amano, H., Aiso, H. (eds.) ISHPC 2003. LNCS, vol. 2858, pp. 20–22. Springer, Heidelberg (2003)
Olukotun, K., et al.: The Case for a Single-Chip Multiprocessor. In: Intl. Conf. on Architec-tural Support for Programming Languages and Operating Systems, pp. 2–11 (1996)
OpenMP Application Program Interface, Version 2.5, public draft (November 2004)
Sato, M., Satoh, S., Kusano, K., Tanaka, Y.: Design of OpenMP compiler for an SMP cluster. In: Proc. of the 1st European Workshop on OpenMP, September 1999, pp. 32–39 (1999)
Saito, H., Gaertner, G., Jones, W., Eigenmann, R., Iwashita, H., Lieberman, R., Wa-veren, M.V., Whitney, B.: Large System Performance of SPEC OMP2001 Benchmarks. In: Zima, H.P., Joe, K., Sato, M., Seo, Y., Shimasaki, M. (eds.) ISHPC 2002. LNCS, vol. 2327, pp. 370–379. Springer, Heidelberg (2002)
Snavely, A., Mitchell, N., Carter, L., Ferrante, J., Tullsen, D.: Explorations in Symbiosis on Two Multithreaded Architectures. In: Workshop on Multi-Threaded Execution, Architecture, and Compilers (M-TEAC99) (January 1999)
Solaris 10, http://www.sun.com/software/solaris/
Spracklen, L., Abraham, S.G.: Chip Multithreading: Opportunities and Challenges. In: 11th International Symposium on High-Performance Computer Architecture (HPCA-11), pp. 248–252 (2005)
Sun FireTM V490 and V890 Servers Architecture, http://www.sun.com
Sun Studio 10, http://www.sun.com/software/products/studio/index.xml
Tullsen, D., Eggers, S., Levy, H.: Simultaneous Multithreading: Maximizing On-Chip Parallelism. In: Intl. Symp. on Computer Architecture, pp. 392–403 (1995)
UltraSPARC®IV Processor Architecture Overview, http://www.sun.com
Wang, T., Blagojevic, F., Nikolopoulos, D.S.: Runtime Support for Integrating Pre-computation and Thread-Level Parallelism on Simultaneous Multithreaded Processors. In: The Seventh Workshop on Languages, Compilers, and Run-time Support for Scalable Systems (LCR 2004), Houston, TX (October 2004)
Zhang, Y., Burcea, M., Cheng, V., Ho, R., Voss, M.: An Adaptive OpenMP Loop Scheduler fro Hyperthreded SMPs. In: Proc. of International Conference on Parallel and Distributed Systems (PDCS-2004), San Francisco, CA (September 2004)
Pranevich, J.: The Wonderful World of Linux 2.6, http://www.kniggit.net/wwol26.html
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2008 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Liao, C., Liu, Z., Huang, L., Chapman, B. (2008). Evaluating OpenMP on Chip MultiThreading Platforms. In: Mueller, M.S., Chapman, B.M., de Supinski, B.R., Malony, A.D., Voss, M. (eds) OpenMP Shared Memory Parallel Programming. IWOMP 2005. Lecture Notes in Computer Science, vol 4315. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-68555-5_15
Download citation
DOI: https://doi.org/10.1007/978-3-540-68555-5_15
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-68554-8
Online ISBN: 978-3-540-68555-5
eBook Packages: Computer ScienceComputer Science (R0)