Skip to main content

Analysis and Optimization of 3-D FPGA Design Parameters

  • Conference paper
  • 792 Accesses

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1673))

Abstract

This paper describes an experimental approach developed to determine the design parameters of a 3-D FPGA. The FPGA architecture created with these design parameters has high performance while the requirement of balancing the areas of its constituent layers is satisfied.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Zavracky, P., Zavracky, M., Vu, D.-P., Dingle, B.:

    Google Scholar 

  2. Leeser, M., Vai, M., Meleis, W., Chiricescu, S., Xu, W., Zavracky, P.: Rothko: A Three Dimensional FPGA. IEEE Design and Test (1998)

    Google Scholar 

  3. Chiricescu, S., Vai, M.: Design of a Three Dimensional FPGA for Reconfigurable Computing Machines. In: ACM/SIGDA International Symposium on FPGAs (1998)

    Google Scholar 

  4. Alexander, M., Cohoon, J., Colflesh, J., Karro, J., Robins, G.: Placement and Routing for three dimensional FPGAs. In: Fourth Canadian Workshop on Field- Programmable Devices (May 1996)

    Google Scholar 

  5. Bentz, V., Rose, J.: Vpr: A new packing, placement and Routing Tool for FPGA Research. In: Seventh International Workshop on Field-Programmable Logic and Applications (1997)

    Google Scholar 

  6. Yang, S.: Logic Synthesis and Optimization Benchmarks, Version 3.0. Microelectronics Centre of North Carolina (1991)

    Google Scholar 

  7. Sentovitch, E., Sangiovanni-Vincentelli, A., Brayton, R.: SIS: A System for Sequential Circuit Synthesis. In: Department of Electrical Engineering and Computer Science. University of California, Berkeley (1992)

    Google Scholar 

  8. Chiricescu, S., Vai, M.: A Three-Dimensional FPGA with an Integrated Memory for In-Application Reconfiguration Data. In: ISCAS (1998)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1999 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Chiricescu, S.M.S.A., Vai, M.M. (1999). Analysis and Optimization of 3-D FPGA Design Parameters. In: Lysaght, P., Irvine, J., Hartenstein, R. (eds) Field Programmable Logic and Applications. FPL 1999. Lecture Notes in Computer Science, vol 1673. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-48302-1_8

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-48302-1_8

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-66457-4

  • Online ISBN: 978-3-540-48302-1

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics