Abstract
This paper introduces a design space explorer for coarse-grained reconfigurable KressArray architectures – to enable the designer to find out the optimal KressArray architecture for a given application. This tool employs a mapper based on simulated annealing, and is highly configurable for a variety of different KressArray architectures. Using performance estimation and other statistic data, the user can interactively change the architecture, until it suits the requirements of the application.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Mangione-Smith, W., et al.: Seeking Solutions in Configurable Computing. IEEE Computer (December 1997)
Hartenstein, R. (invited paper): The Microprocessor is no longer General Purpose: why Future Reconfigurable Platforms will win. In: ISIS 1997, Austin, Texas, U.S.A (October 1997)
Hartenstein, R. (opening keynote): Next Generation Configware merging Prototype and Product. In: RSP 1999, Int’l Workshop on Rapid Prototyping, Leuven, Belgium, June 3 - 5 (1998)
Mirsky, E., DeHon, A.: MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources. In: Proc. FPGAs for Custom Computing Machines, pp. 157–166. IEEE CS Press, Los Alamitos (1996)
Waingold, E., et al.: Baring it all to Software: Raw Machines. IEEE Computer 30, 86–93
Ebeling, C., Cronquist, D., Franklin, P.: RaPiD: Reconfigurable Pipelined Datapath. In: Workshop on Field Programmable Logic and Applications, FPL 1996, Darmstadt, Germany (1996)
Kress, R.: A Fast Reconfigurable ALUs for Xputers, Ph.D. thesis, Univ. Kaiserslautern (1996)
Marshall, A., et al.: A Reconfigurable Arithmetic Array for Multimedia Applications. In: FPGA 1999, Int’l Symposium on Field Programmable Gate Arrays, Monterey, CA, U.S.A. February 21 - 23 (1999)
Kress, R., et al.: A Datapath Synthesis System for the Reconfigurable Datapath Architecture. In: ASP-DAC 1995, Makuhari, Chiba, Japan, August 29 - September 1 (1995)
Becker, J., et al.: Parallelization in Co-Compilation for Configurable Accelerators. In: Asian South Pacific Design Automation Conference 1998 (ASP-DAC 1998), Yokohama, Japan (1998)
N. N.: The Programmable Logic Data Book. Xilinx Inc., San Jose (1998)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1999 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Hartenstein, R., Herz, M., Hoffmann, T., Nageldinger, U. (1999). Mapping Applications onto Reconfigurable KressArrays. In: Lysaght, P., Irvine, J., Hartenstein, R. (eds) Field Programmable Logic and Applications. FPL 1999. Lecture Notes in Computer Science, vol 1673. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-48302-1_42
Download citation
DOI: https://doi.org/10.1007/978-3-540-48302-1_42
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-66457-4
Online ISBN: 978-3-540-48302-1
eBook Packages: Springer Book Archive