Skip to main content
SpringerLink
Log in

FPGA Design Trade-Offs for Solving the Key Equation in Reed-Solomon Decoding

  • Conference paper
Field Programmable Logic and Applications (FPL 1999)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1673))

Included in the following conference series:

Abstract

Reed-Solomon codes are widely used in communications as well as in data storage for the correction of errors due to channel noise. In this paper we present a comparison between implementations of the Berlekamp-Massey algorithm and the Fitzpatrick algorithm. Both algorithms were synthesised and implemented on an FPGA and compared in terms of area, speed and routability. The modules can be used as part of a core-based design for Reed-Solomon decoders.

The research presented in this paper has been supported by Silicon Systems Limited and Forbairt under Applied Research Scheme Grant HE/97/302

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Lin, S., Costello, D.J.: Error control coding: fundamentals and applications. Prentice Hall, Englewood Cliffs (1983)

    Google Scholar 

  2. Wicker, S.B., Bhargava, V.K.: Reed-Solomon codes and their applications. IEEE Press, Los Alamitos (1994)

    MATH  Google Scholar 

  3. Fitzpatrick, P., Flynn, J.: A Gröbner basis technique for Padé approximation. Journal of Symbolic Computation 13, 133–138 (1992)

    Article  MATH  MathSciNet  Google Scholar 

  4. Fitzpatrick, P.: New time domain errors and erasures decoding algorithm for BCH codes. Electronics Letters 30, 110–111 (1994)

    Article  Google Scholar 

  5. Fitzpatrick, P.: On the key equation. IEEE Trans. on Information Theory 41, 1290–1302 (1995)

    Article  MATH  MathSciNet  Google Scholar 

  6. Fitzpatrick, P., Jennings, S.M.: Comparison of two algorithms for decoding alternant codes. To appear in Applicable Algebra in Engineering, Communication and Computing 9, 211–220 (1998)

    Article  MATH  MathSciNet  Google Scholar 

  7. Blahut, R.E.: Theory and practice of error control codes. Addison-Wesley, Reading (1983)

    MATH  Google Scholar 

  8. Popovici, E.M., Fitzpatrick, P.: Reed-Solomon decoders for the read-write channels, IEE Systems on a Chip Colloquium Digest, 9.1–9.5 (September 1998)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. National Microelectronics Research Centre, Cork, Ireland

    Emanuel M. Popovici & Patrick Fitzpatrick

  2. Department of Electrical Engineering and Microelectronics, National University of Ireland, Cork, Ireland

    Colin C. Murphy

Authors
  1. Emanuel M. Popovici
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Patrick Fitzpatrick
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Colin C. Murphy
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Xilinx Research Labs, 2100 Logic Drive, CA 95032, San Jose, California

    Patrick Lysaght

  2. Department of Electrical and Electronic Engineering, University of Strathclyde, 204 George St., G1 1XW, Glasgow, UK

    James Irvine

  3. Technical University of Kaiserslautern, Germany

    Reiner Hartenstein

Rights and permissions

Reprints and permissions

Copyright information

© 1999 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Popovici, E.M., Fitzpatrick, P., Murphy, C.C. (1999). FPGA Design Trade-Offs for Solving the Key Equation in Reed-Solomon Decoding. In: Lysaght, P., Irvine, J., Hartenstein, R. (eds) Field Programmable Logic and Applications. FPL 1999. Lecture Notes in Computer Science, vol 1673. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-48302-1_37

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-48302-1_37

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-66457-4

  • Online ISBN: 978-3-540-48302-1

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation