Abstract
We describe a radically new cache architecture and demonstrate that it offers a huge reduction in cache cost, size and power consumption whilst maintaining performance on a wide range of programs. We achieve this by giving the compiler control of the cache and by allowing regions of the cache to be allocated to specific program objects. Our approach has widespread application, especially in media processing and scientific computing.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
May, D., Page, D., Irwin, J., Muller, H.L.: Microcaches. Technical Report CSTR-98-010, Department of Computer Science, University of Bristol (October 1998), http://www.cs.bris.ac.uk/Tools/Reports/Keywords/Predictable_Computing.html
McMahon, F.: The Livermore Fortran Kernels: A Computer Test Of The Numerical Performance Range. Lawrence Livermore National Laboratory, Livermore, California (December 1986)
Lee, C., Potkonjak, M., Mangione-Smith, W.H.: Mediabench: A Tool for Evaluating and Synthesizing Multimedia and Communication Systems. MICRO-30 (1997)
Jouppi, N.: Cache Write Policies And Performance. Technical Report 91/12, Digital Western Research Laboratory (December 1991)
Weikle, D.B., McKee, S., Wulf, W.: Caches As Filters: A New Approach to Cache Analysis. In: Proc. Sixth International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (1998)
Chen, T.-F., Baer, J.-L.: A Performance Study of Software and Hardware Data Prefetching Schemes. In: ISCA 1994, Chicago, Illinois, pp. 223–232. IEEE CS Press, Los Alamitos (1994)
Watson, I., Rawsthorne, A.: Decoupled Pre-Fetching for Distributed Shared Memory. In: Proceedings of the 28th Hawaii International Conference on System Sciences. IEEE Computer Society Press, Los Alamitos (1995)
Wolf, M., Lam, M.: A Data Locality Optimizing Algorithm. SIGPLAN notices 26(6) (1991)
McKinley, K.S., Temam, O.: A Quantitative Analysis of Loop Nest Locality. In: asplos7, Boston, MA. ACM, New York (1996)
Mueller, F.: Compiler Support for Software-Based Cache Partitioning. In: ACM SIGPLAN Workshop on Language, Compiler and Tool Support for Real-Time Systems, pp. 137–145 (June 1995)
Wagner, R.A.: Compiler-Controlled Cache Mapping Rules. Technical Report CS-1995-31, Duke University (December 1995)
Kirk, D.B.: SMART (Strategic Allocation for Real-Time) Cache Design. In: IEEE Symposium on Real-Time Systems, pp. 229–237 (December 1989)
Juan, T., Royo, D., Navarro, J.J.: Dynamic Cache Splitting. In: XV International Confernce of the Chilean Computational Society (1995)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1999 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
May, D., Page, D., Irwin, J., Muller, H.L. (1999). Microcaches. In: Banerjee, P., Prasanna, V.K., Sinha, B.P. (eds) High Performance Computing – HiPC’99. HiPC 1999. Lecture Notes in Computer Science, vol 1745. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-46642-0_3
Download citation
DOI: https://doi.org/10.1007/978-3-540-46642-0_3
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-66907-4
Online ISBN: 978-3-540-46642-0
eBook Packages: Springer Book Archive