Skip to main content
SpringerLink
Log in

A Parallel 3-D Capacitance Extraction Program

  • Conference paper
High Performance Computing – HiPC’99 (HiPC 1999)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1745))

Included in the following conference series:

Abstract

This paper presents a scalable data-partitioned parallel algorithm for accurate 3-D capacitance extraction using the Boundary Element Method(BEM). We address the task decomposition and workload balancing issues when system matrix irregularity presents due to applying the adaptive Gaussian quadrature. Experimental results are reported on an IBM SP2, an IBM J40 and a network of HP workstations.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Brebbia, C.A.: The Boundary Element Method for Engineers. Pentech Press, London (1978)

    Google Scholar 

  2. Fukda, S., Shigyo, N., Kato, K., Nakamura, S.: A ULSI 2-D Capacitance Simulator for Complex Structures Based on Actual Processes. IEEE Trans. CAD 9, 39–47 (1990)

    Google Scholar 

  3. Nabors, K., White, J.: FASTCAP: A Multipole-Accelerated 3-D Capacitance Extraction Program. IEEE Trans. CAD, 1447–1459 (1991)

    Google Scholar 

  4. Nabors, K., White, J.: Multipole-Accelerated Capacitance Extraction Algorithms for 3-D Structures with Multiple Dielectrics. IEEE Trans, on CAS 11, 946–954 (1992)

    Article  Google Scholar 

  5. Wang, Z., Yuan, Y., Wu, Q.: A Parallel Multipole Accelerated 3-D Capacitance Simulator Based on an Improved Model. IEEE Trans. CAD 12, 1441–1450 (1996)

    Google Scholar 

  6. Yuan, Y., Banerjee, P.: Parallel Extraction of 3-D Capacitance and Resistance. Technical Report. ECE Dept. Northwestern University (1998)

    Google Scholar 

  7. Kapur, S., Long, D.E.: IES3: A Fast Integral Equation Solver for Efficient 3-Dimensional Extraction. In: Proc. of ICCAD, pp. 448–455 (1997)

    Google Scholar 

  8. Saad, Y., Shultz, M.H.: GMRES: A Generalized Minimal Residual Algorithm for solving non-symmetric linear systems. SIAM J. of Sci. and Stat. Comput. 7, 856–869 (1986)

    Article  MATH  Google Scholar 

  9. Aluru, N.R., Nadkarni, V.B., White, J.: A Parallel Precorrected FFT Based Capacitance Extraction Program for Signal Integrity Analysis. In: Proc. of DAG (1996)

    Google Scholar 

  10. Yuan, Y., Banerjee, P.: Fast Potentail Integrals for 3-D Capacitance Extraction. In: Proc. of TAU 1999, pp. 53–57 (1999)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electrical and Computer Engineering, Northwestern University, Evanston, IL, 60208, USA

    Yanhong Yuan & Prithviraj Banerjee

Authors
  1. Yanhong Yuan
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Prithviraj Banerjee
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. College of Engineering, University of Illinois at Chicago, 851 South Morgan Street, IL 60607-7043, Chicago

    Prith Banerjee

  2. Department of Electrical Engineering, University of Southern California, CA 90089-2562, Los Angeles, USA

    Viktor K. Prasanna

  3. Indian Statistical Institute, ACM Unit, 700 108, Kolkata, India

    Bhabani P. Sinha

Rights and permissions

Reprints and permissions

Copyright information

© 1999 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Yuan, Y., Banerjee, P. (1999). A Parallel 3-D Capacitance Extraction Program. In: Banerjee, P., Prasanna, V.K., Sinha, B.P. (eds) High Performance Computing – HiPC’99. HiPC 1999. Lecture Notes in Computer Science, vol 1745. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-46642-0_29

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-46642-0_29

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-66907-4

  • Online ISBN: 978-3-540-46642-0

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation