Abstract
We proposed unified hardware architecture for the two 128-bit block ciphers AES and Camellia, and evaluated its performance using a 0.13-μm CMOS standard cell library. S-Boxes are the biggest hardware components in block ciphers, and some times they consume more than half of the design area. The S-Boxes in AES and Camellia are the combination of affine transformations and multiplicative inversions on a Galois fields. The size of the fields is same, but their structures are different. Therefore we converted the basis between the fields by using isomorphism transformations, and shared the inverter between AES and Camellia. The affine transformations were also merged by factoring common terms. In addition to the S-Box sharing, many other components such as permutation layers and key whiting are also merged. As a result, a compact hardware of 14.9K gates with throughputs of 469 Mbps for AES and of 661 Mbps for Camellia was achieved. The hardware synthesized with speed optimization obtained throughputs of 794 Mbps and 1.12 Gbps for each algorithm with 24.4K gates.
Chapter PDF
Similar content being viewed by others
Keywords
- Affine Transformation
- Block Cipher
- Advance Encryption Standard
- Galois Field
- Advance Encryption Standard Algorithm
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
National Institute of Standards and Technology (NIST), AES Home Page, http://csrc.nist.gov/encryption/aes
National Institute of Standards and Technology (NIST), Data Encryption Standard (DES), FIPS Publication 46-3 (October 1999), http://csrc.nist.gov/publications/fips/fips46-3/fips46-3.pdf
The Block Cipher Rijndael, http://www.esat.kuleuven.ac.be/~rijmen/rijndael
National Institute of Standards and Technology (NIST), Advanced Encryption Standard (AES) FIPS Publication 197 (November 2001), http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf
NESSIE (New European Scheme for Signatures, Integrity and Encryption), https://www.cosic.esat.kuleuven.ac.be/nessie
ISO/IEC, JTC 1/SC27, Information technology – Security techniques, http://www.din.de/ni/sc27
TV-Anytime Forum, WG Rights Managements and Protection (RMP), http://www.tvanytime.org
Moriai, S.: Proposal of addition of new cipher suites to TLS to support Camellia, EPOC, and PSEC. In: Proc. the Forty-Eighth IETF (2000), http://www.ietf.org/proceedings/00jul/SLIDES/tls-cep/index.html
Aoki, K., Ichikawa, T., Kanda, M., Matsui, M., Moriai, S., Makajima, J., Tokita, T.: Specification of Camellia – a 128-bit Block Cipher Version 2.0 (2001), http://info.isl.ntt.co.jp/camellia/CRYPTREC/2001/01espec.pdf
Satoh, A., Morioka, S., Takano, K., Munetoh, S.: A Compact Rijndael Hardware Architecture with S-box Optimization. In: Boyd, C. (ed.) ASIACRYPT 2001. LNCS, vol. 2248, pp. 239–254. Springer, Heidelberg (2001)
Satoh, A., Morioka, S.: Compact Hardware Architecture for 128-bit Block Cipher Camellia. In: Proc. third NESSIE workshop (2002)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Satoh, A., Morioka, S. (2003). Unified Hardware Architecture for 128-Bit Block Ciphers AES and Camellia. In: Walter, C.D., Koç, Ç.K., Paar, C. (eds) Cryptographic Hardware and Embedded Systems - CHES 2003. CHES 2003. Lecture Notes in Computer Science, vol 2779. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-45238-6_25
Download citation
DOI: https://doi.org/10.1007/978-3-540-45238-6_25
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-40833-8
Online ISBN: 978-3-540-45238-6
eBook Packages: Springer Book Archive