Abstract
Growing gate density, availability of embedded multipliers and memory, and integration of traditional processors are some of the key advantages of Platform FPGAs. Such FPGAs are attractive for implementing compute intensive signal processing kernels used in wired as well as wireless mobile devices. However, algorithm design using Platform FPGAs, with energy dissipation as an additional performance metric for mobile devices, poses significant challenges. In this paper, we propose an algorithm designer’s workbench that addresses the above issues. The workbench supports formal modeling of the signal processing kernels, evaluation of latency, energy, and area of a design, and performance tradeoff analysis to facilitate optimization. The workbench includes a high-level estimator for rapid performance estimation and widely used low-level simulators for detailed simulation. Features include a confidence interval based technique for accurate power estimation and facility to store algorithm designs as library of models for reuse. We demonstrate the use of the workbench through design of matrix multiplication algorithm for Xilinx Virtex-II Pro.
This work is supported by the DARPA Power Aware Computing and Communication Program under contract F33615-C-00-1633.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Cai, L., Olivarez, M., Kritzinger, P., Gajski, D.: C/C++ Based System Design Flow Using SpecC, VCC, and SystemC. Tech. Report 02-30, UC, Irvine (June 2002)
The Handel-C language, http://www.celoxica.com/
Choi, S., Jang, J., Mohanty, S., Prasanna, V.K.: Domain-Specific Modeling for Rapid System-Wide Energy Estimation of Reconfigurable Architectures. In: Engineering of Reconfigurable Systems and Algorithms (2002)
Generic Modeling Environment, http://www.isis.vanderbilt.edu/Projects/gme/
Jang, J., Choi, S., Prasanna, V.K.: Energy-Efficient Matrix Multiplication on FPGAs. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol. 2438, p. 534. Springer, Heidelberg (2002)
Mentor Graphics FPGA Advantage, http://www.mentor.com/fpga-advantage/
McGregor, G., Robinson, D., Lysaght, P.: A hardware/Software co-design environment for reconfigurable logic systems. In: Hartenstein, R.W., Keevallik, A. (eds.) FPL 1998. LNCS, vol. 1482, pp. 258–267. Springer, Heidelberg (1998)
Model-based Integrated Simulation, http://milan.usc.edu/
Mohanty, S., Choi, S., Jang, J., Prasanna, V.K.: A Model-based Methodology for Application Specific Energy Efficient Data Path Design using FPGAs. In: Conference on Application-Specific Systems, Architectures and Processors (2002)
Prasanna, V.K., Tsai, Y.: On Synthesizing Optimal Family of Linear Systolic Arrays for Matrix Multiplication. IEEE Tran. on Computers 40(6) (1991)
Srivastava, N., Trahan, J., Vaidyanathan, R., Rai, S.: Adaptive Image Filtering using Run-Time Reconfiguration. In: Reconfigurable Architectures Workshop (2003)
System Generator for Simulink, http://www.xilinx.com/products/software/sysgen/product_details.htm
Xilinx Virtex-II Pro and Xilinx Embedded Development Kit (EDK), http://www.xilinx.com/
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Mohanty, S., Prasanna, V.K. (2003). An Algorithm Designer’s Workbench for Platform FPGAs. In: Y. K. Cheung, P., Constantinides, G.A. (eds) Field Programmable Logic and Application. FPL 2003. Lecture Notes in Computer Science, vol 2778. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-45234-8_5
Download citation
DOI: https://doi.org/10.1007/978-3-540-45234-8_5
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-40822-2
Online ISBN: 978-3-540-45234-8
eBook Packages: Springer Book Archive