Advertisement

Energy-Efficient Multi-processor Implementation of Embedded Software

  • Shaoxiong Hua
  • Gang Qu
  • Shuvra S. Bhattacharyya
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2855)

Abstract

This paper develops energy-driven completion ratio guaranteed scheduling techniques for the implementation of embedded software on multi-processor system with multiple supply voltages. We leverage application’s performance requirements, uncertainties in execution time, and tolerance for reasonable execution failures to scale processors’ supply voltages at run-time to reduce energy consumption. Specifically, we study how to trade the difference between the highest achievable completion ratio Q max and the required completion ratio Q 0 for energy saving. We propose several on-line scheduling policies, which are all capable of providing Q 0, based on the knowledge about application’s execution time. We show that significant energy saving is achievable when only the worst/best case execution time are known and further energy reduction is possible with the probabilistic distribution of execution time. The proposed algorithms have been implemented and their energy-efficiency have been verified by simulations over real-life DSP applications and the TGFF random benchmark suite.

Keywords

Execution Time Completion Time Task Graph Multiprocessor System Average Energy Consumption 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Bambha, N.K., Bhattacharyya, S.S.: A Joint Power/Performance Optimization Technique for Multiprocessor Systems Using a Period Graph Construct. In: Proceedings of the International Symposium on System Synthesis, pp. 91–97 (2000)Google Scholar
  2. 2.
    Bolot, J., Vega-Garcia, A.: Control Mechanisms for Packet Audio in the Internet. In: Proceedings of IEEE Infocom, March 1996, pp. 232–239 (1996)Google Scholar
  3. 3.
    Burd, T.D., Pering, T., Stratakos, A., Brodersen, R.: A Dynamic Voltage Scaled Microprocessor System. IEEE J. Solid-State Circuits 35(11), 1571–1580 (2000)CrossRefGoogle Scholar
  4. 4.
    Chandrakasan, A.P., Sheng, S., Broderson, R.W.: Low-Power CMOS Digital Design. IEEE Journal of Solid-State Circuits 27(4), 473–484 (1992)CrossRefGoogle Scholar
  5. 5.
    Dick, R.P., Rhodes, D.L., Wolf, W.: TGFF: Task Graphs for Free. In: Proc. Int. Workshop Hardware/Software Codesign, March 1998, pp. 97–101 (1998)Google Scholar
  6. 6.
    Garey, M.R., Johnson, D.S.: Computer and Intractability: A Guide to the Theory of NP-Completeness. W.H. Freeman and Company, New York (1979)Google Scholar
  7. 7.
    Grbic, A., Brown, S., Caranci, S., et al.: Design and Implementation of the NUMAchine Multiprocessor. In: 35th ACM/IEEE Design Automation Conference, June 1998, pp. 65–69 (1998)Google Scholar
  8. 8.
    Gruian, F., Kuchcinski, K.: LEneS: Task Scheduling for Low-Energy Systems Using Variable Supply Voltage Processors. In: Proc. of Asia and South Pacific Design Automation Conference, pp. 449–455 (2001)Google Scholar
  9. 9.
    Hong, I., Potkonjak, M., Srivastava, M.B.: On-Line Scheduling of Hard Real- Time Tasks on Variable Voltage Processor. In: IEEE/ACM International Conference on Computer Aided Design, pp. 653–656 (1998)Google Scholar
  10. 10.
    Hua, S., Qu, G., Bhattacharyya, S.S.: Energy Reduction Techniques for Multimedia Applications with Tolerance to Deadline Misses. In: 40th ACM/IEEE Design Automation Conference, June 2003, pp. 131–136 (2003)Google Scholar
  11. 11.
    Janka, R.S., Wills, L.M.: A Novel Codesign Methodology for Real-Time Embedded COTS Multiprocessor-Based Signal Processing Systems. In: Proceedings of the International Workshop on Hardware/Software Co-Design, pp. 157–161 (2000)Google Scholar
  12. 12.
    Karkowski, I., Corporaal, H.: Design Space Exploration Algorithm For Heterogeneous Multi-processor Embedded System Design. In: 35th ACM/IEEE Design Automation Conference, June 1998, pp. 82–87 (1998)Google Scholar
  13. 13.
    Karam, M.J., Tobagi, F.A.: Analysis of the Delay and Jitter of Voice Traffic Over the Internet. In: Proceedings of IEEE Infocom, April 2001, pp. 824–833 (2001)Google Scholar
  14. 14.
    Luo, J., Jha, N.K.: Power-Conscious Joint Scheduling of Periodic Task Graphs and Aperiodic Tasks in Distributed Real-Time Embedded Systems. In: IEEE/ACM International Conference on Computer-Aided Design, November 2000, pp. 357–364 (2000)Google Scholar
  15. 15.
    Luo, J., Jha, N.K.: Battery-Aware Static Scheduling for Distributed Real- Time Embedded Systems. In: 38th ACM/IEEE Design Automation Conference, June 2001, pp. 444–449 (2001)Google Scholar
  16. 16.
    Luo, J., Jha, N.K.: Static and Dynamic Variable Voltage Scheduling Algorithms for Real-Time Heterogeneous Distributed Embedded Systems. In: Proc. of Asia and South Pacific Design Automation Conference, January 2002, pp. 719–726 (2002)Google Scholar
  17. 17.
    McCreary, C.L., Khan, A.A., Thompson, J.J., McArdle, M.E.: A Comparison of Heuristics for Scheduling DAGs on Multiprocessors. In: Proceedings of the International Parallel Processing Symposium, April 1994, pp. 446–451 (1994)Google Scholar
  18. 18.
    Mishra, R., Rastogi, N., Zhu, D., Mosse, D., Melhem, R.: Energy Aware Scheduling for Distributed Real-Time Systems. In: International Parallel and Distributed Processing Symposium (April 2003)Google Scholar
  19. 19.
    Qu, G.: What is the Limit of Energy Saving by Dynamic Voltage Scaling? IEEE/ACM International Conference on Computer-Aided Design, November 2001, pp. 560–563 (2001)Google Scholar
  20. 20.
    Scherrer, D., Eberle, H.: A Scalable Real-time Signal Processor for Objectoriented Data Flow Applications. In: Proceedings of the International Conference on Parallel and Distributed Computing Systems, September 1998, pp. 183–189 (1998)Google Scholar
  21. 21.
    Schmitz, M.T., Al-Hashimi, B.M.: Considering Power Variations of DVS processing elements for energy minimisation in distributed systems. In: Proceedings of 14th International Symposium on System Synthesis, pp. 250–255 (2001)Google Scholar
  22. 22.
    Sih, G.C., Lee, E.A.: A Compile-Time Scheduling Heuristic for Interconnection- Constrained Heterogeneous Processor Architectures. IEEE Tran. on Parallel and Distributed Systems 4(2) (February 1993)Google Scholar
  23. 23.
    Sutton, R.A., Srini, V.P., Rabey, J.M.: A Multiprocessor DSP System Using PADDI-2. In: 35th ACM/IEEE Design Automation Conference, June 1998, pp. 62–65 (1998)Google Scholar
  24. 24.
    Tia, T.S., Deng, Z., Shankar, M., Storch, M., Sun, J., Wu, L.-C., Liu, J.W.-S.: Probabilistic Performance Guarantee for Real-Time Tasks with Varying Computation Times. In: Proc. Real-Time Technology and Applications Symposium, pp. 164–173 (1995)Google Scholar
  25. 25.
    Tiwari, V., Singh, D., Rajgopal, S., Mehta, G., Patel, R., Baez, F.: Reduced Power in High-Performance Microprocessors. In: 35th ACM/IEEE Design Automation Conference, June 1998, pp. 732–737 (1998)Google Scholar
  26. 26.
    Zhu, D., Melhem, R., Childers, B.: Scheduling with Dynamic Voltage/Speed Adjustment Using Slack Reclamation in Multi-Processor Real-Time Systems. In: IEEE 22nd Real-Time Systems Symposium, pp. 84–94 (2001)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2003

Authors and Affiliations

  • Shaoxiong Hua
    • 1
  • Gang Qu
    • 1
  • Shuvra S. Bhattacharyya
    • 1
  1. 1.Electrical and Computer Engineering Department, and Institute for Advanced Computer StudiesUniversity of MarylandCollege ParkUSA

Personalised recommendations