Cache Behavior Modeling of Codes with Data-Dependent Conditionals
The increasing gap between the speed of the processor and the memory makes the role played by the memory hierarchy essential in the system performance. There are several methods for studying this behavior. Trace-driven simulation has been the most widely used by now. Nevertheless, analytical modeling requires shorter computing times and provides more information. In the last years a series of fast and reliable strategies for the modeling of set-associative caches with LRU replacement policy has been presented. However, none of them has considered the modeling of codes with data-dependent conditionals. In this article we present the extension of one of them in this sense.
KeywordsAccess Pattern Memory Hierarchy Nest Level Consecutive Element Conditional Sentence
Unable to display preview. Download preview PDF.
- 2.Ammons, G., Ball, T., Larus, J.R.: Exploiting Hardware Performance Counters with Flow and Context Sensitive Profiling. In: SIGPLAN Conference on Programming Language Design and Implementation, pp. 85–96 (1997)Google Scholar
- 4.Chatterjee, S., Parker, E., Hanlon, P., Lebeck, A.: Exact Analysis of the Cache Behavior of Nested Loops. In: Proc. of the ACM SIGPLAN 2001 Conference on Programming Language Design and Implementation (PLDI 2001), pp. 286–297 (2001)Google Scholar
- 5.Vera, X., Xue, J.: Let’s Study Whole-Program Behaviour Analytically. In: Proc. of the 8th Int’l Symposium on High-Performance Computer Architecture (HPCA8), pp. 175–186 (2002)Google Scholar
- 11.Wolf, M.E., Lam, M.S.: A Data Locality Optimizing Algorithm. In: Proc. of the ACM SIGPLAN 1991 Conference on Programming Language Design and Implementation, pp. 30–44 (1991)Google Scholar
- 12.Blume, W., Doallo, R., Eigenmann, R., Grout, J., Hoeflinger, J., Lawrence, T., Lee, J., Padua, D., Paek, Y., Pottenger, B., Rauchwerger, L., Tu, P.: Parallel Programming with Polaris. IEEE Computer 29, 78–82 (1996)Google Scholar