Advertisement

Limited Address Range Architecture for Reducing Code Size in Embedded Processors

  • Quin Zhao
  • Bart Mesman
  • Henk Corporaal
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2826)

Abstract

In embedded systems a processor core must be designed with low power consumption, low cost and small silicon area in mind since program code often resides in on-chip ROM. To obtain small code size, not only the amount of instruction-level parallelism can be restricted by instruction sets, but also the encoding cost can be reduced by restricting the access to register files. However, communication among register files has to be supported by hardware, e.g. buses and wires, and compilers. In this paper, we propose a new type of architecture by limiting the encoding range to a subset of registers in a register file on the one hand, and keeping the overlap among different ranges on the other hand in order to support communication between all the functional units. We also propose the annotated conflict graph approach for modeling the range constraints in this architecture, which can be applied in combination with any scheduler. However, to overcome the phase coupling between address range assignment and scheduling in code generation, in this paper the address range constraints are transformed and integrated with the existing timing, resource and register file constraints. Constraint analysis techniques [9] are adapted to prune the search spaces based on those constraints. Results show that we can reduce code size up to 24.58% by applying our technique.

Keywords

Functional Unit Phase Coupling Code Size Register Allocation Constraint Analysis 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Alba Pinto, C., Mesman, B., van Eijk, K.: Register files constraint satisfaction during scheduling of DSP code. In: Proceedings of the XII Symposium on Integrated Circuits and Systems Design, Los Alamitos, CA, USA, pp. 74–77. IEEE Computer Society Press, Los Alamitos (1999)CrossRefGoogle Scholar
  2. 2.
    Bekooij, M., Mesman, B., van Meerbergen, J., Jess, J.A.G.: Constraint analysis for operation assignment in facts. In: Proceedings of the 11st ProRISC/IEEE Benelux Workshop on Circuits, Systems and Signal Processing, Utrecht, The Netherlands, November 2000, pp. 229–236. STW Technology Found (2000)Google Scholar
  3. 3.
    Capitanio, A., Dutt, N., Nicolau, A.: Partitioned register files for VLIWs: A preliminary analysis of tradeoffs. SIGMICRO-Newsletter 23(1-2), 292–300 (1992)CrossRefGoogle Scholar
  4. 4.
    Coudert, O.: Exact coloring for real-life graphs is easy. In: Proceedings of the 34th Design Automation Conference, pp. 121–126. ACM, New York (1997)CrossRefGoogle Scholar
  5. 5.
    Fernandes, M., Llosa, J., Topham, N.: Partitioned schedules for clustered VLIW architecture. In: Proceedings of the 1st Merged International Parallel Processing Symposium and Symposium on Parallel and Distributed Processors, pp. 130–134. IEEE Computer Society Press, Los Alamitos (1999)Google Scholar
  6. 6.
    Janssen, J., Corporaal, H.: Partitioned register file for TTAs. In: Annual International Symposium in Microarchitecture, pp. 303–312. IEEE Computer Society Press, Los Alamitos (1995)CrossRefGoogle Scholar
  7. 7.
    Leupers, R.: Instruction scheduling for clustered VLIW DSPs. In: Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, pp. 291–300. IEEE Computer Society Press, Los Alamitos (2000)Google Scholar
  8. 8.
    MAJC architecture tutorual, http://www.sun.com/processors/majc
  9. 9.
    Mesman, B., Timmer, A., van Meerbergen, J., Jess, J.: Constraint analysis for DSP code generation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 18(1), 44–57 (1999)CrossRefGoogle Scholar
  10. 10.
    Rau, B., Yen, D., Yen, W., Towle, R.: The cydra 5 departmental supercomputer: Design philosophies, decisions and trade-offs. Computer 22(1), 12–35 (1989)CrossRefGoogle Scholar
  11. 11.
    van Eijk, C., Mesman, B., Alba Pinto, C., Zhao, Q., Bekooij, M., van Meerbergen, J., Jess, J.: Constraint analysis for code generation: Basic techniques and applications in facts. ACM Transactions on Design Automation of Electronic Systems 5(4), 774–793 (2000)CrossRefGoogle Scholar
  12. 12.
    Zivojnovic, V., Velarde, J.M., Schlager, C.: Dspstone: A DSP-oriented benchmarking methodology. In: Proceedings of International Conference on Signal Processing Applications and Technology, Waltham, MA, USA, October 1994, pp. 715–720. DSP Associates (1994)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2003

Authors and Affiliations

  • Quin Zhao
    • 1
  • Bart Mesman
    • 1
    • 2
  • Henk Corporaal
    • 1
    • 3
  1. 1.Department of Electrical EngineeringEindhoven University of TechnologyEindhovenThe Netherlands
  2. 2.Philips Research Laboratories, EindhovenEindhovenThe Netherlands
  3. 3.IMECLeuvenBelgium

Personalised recommendations