Event-Driven Traversal of Logic Circuits for Re-evaluation of Boolean Functions in Reactive Systems

  • Valeriy Vyatkin
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2890)


This paper presents an efficient algorithm for re-evaluation of a Boolean function represented as a logic circuit. The algorithm consists of pre-computation and re-evaluation parts. For a given logic circuit and initial input bits, the pre-computation constructs the data structure for the re-computation. The re-evaluation accepts a list of changed input bits and updates the output of the circuit. The pre-computation runs in time linear to size of the circuit and the re-computation performs in time linear to the number of triggered input bits.


Boolean computation Logic circuits Incremental computation 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Alpern, B., Hoover, R., Rosen, B.K., Sweeney, P.F., Zadeck, K.: Incremental evaluation of computational circuits. In: Proceedings of First Annual ACM-SIAM symposium on Discrete Algorithms, pp. 32–42 (1990)Google Scholar
  2. 2.
    Sheiber, B., Vishkin, U.: On finding lowest common ancestors: Simplification and parallelization. SIAM J.Comput. 17(6), 1253–1262 (1988)CrossRefMathSciNetGoogle Scholar
  3. 3.
    Papadimitriou, C.H.: Computational Complexity. Addison-Wesley, Reading (1994)zbMATHGoogle Scholar
  4. 4.
    Ramalingam, G.: Bounded Incremental Computation. LNCS, vol. 1089. Springer, Heidelberg (1996)zbMATHCrossRefGoogle Scholar
  5. 5.
    Welch, J.T.: The clause counter map: An event chaining algorithm for online programmable logic. IEEE Trans. on Robotics and Automation 2 (1995)Google Scholar
  6. 6.
    Vyatkin, V.: Optimal Algorithms of Event-driven Re-evaluation of Boolean Functions. In: Bjørner, D., Broy, M., Zamulin, A.V. (eds.) PSI 2001. LNCS, vol. 2244, pp. 55–63. Springer, Heidelberg (2001)CrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2004

Authors and Affiliations

  • Valeriy Vyatkin
    • 1
  1. 1.Dept. of Engineering ScienceMartin Luther University of Halle-WittenbergHalleGermany

Personalised recommendations