Skip to main content
SpringerLink
Log in

Toward Architecting and Designing Novel Computers

  • Conference paper
Advances in Computer Systems Architecture (ACSAC 2003)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2823))

Included in the following conference series:

  • 393 Accesses

Abstract

Recent CMOS technology faces challenging difficulties toward architecting and designing new computers. In the near future, chips will form a logic-sea, consisting of an immense number of gates and a very large amount of wires. This outstanding increase in chip density will require a drastic change in the building of computers, requiring novel microprocessors to be architected and designed. This paper introduces a novel architecture that considers the structural and behavioral constraints toward the implementation of future computers. A computation model that is strongly associated with this architecture is described with emphasis on the scheme of data processing. Finally, simple benchmarking illustrates the correctness of this architectural approach.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Lima, C.D., Sano, K., Kobayashi, H., Nakamura, T., Flynn, M.J.: A technology-scalable multithreaded architecture. In: Proc. of the 13th Symp. on Computer Architecture and High Performance Computing, pp. 82–89 (2001)

    Google Scholar 

  2. Matzke, D.: Will physical scalability sabotage performance gains? IEEE Computer, 37–39 (September 1997)

    Google Scholar 

  3. Flynn, M.J., Hung, P., Rudd, K.W.: Deep-submicron microprocessor design issues. IEEE MICRO, 11–22 (July/August 1999)

    Google Scholar 

  4. Nakamura, T.: Architecting the SHIFT Machine. In: Proc. of the 5th International Conference on Computer and Information Technology, Dhaka, Bangladesh, December 2002, pp. 600–603 (2002)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Graduate School of Information Sciences, Computer Architecture Laboratory, Tohoku University, Aramaki Aza Aoba 01, Aoba-ku, 980-8579, Sendai, Japan

    Tadao Nakamura

Authors
  1. Tadao Nakamura
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea

    Amos Omondi

  2. Graduate School of Computer Science and Engineering, The University of Aizu, 965-8580, Aizu-Wakamatsu City, Fukushima, Japan

    Stanislav Sedukhin

Rights and permissions

Reprints and permissions

Copyright information

© 2003 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Nakamura, T. (2003). Toward Architecting and Designing Novel Computers. In: Omondi, A., Sedukhin, S. (eds) Advances in Computer Systems Architecture. ACSAC 2003. Lecture Notes in Computer Science, vol 2823. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-39864-6_2

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-39864-6_2

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-20122-9

  • Online ISBN: 978-3-540-39864-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation