A Compact Charge-Based Crosstalk Induced Delay Model for Submicronic CMOS Gates

  • José Luis Rosselló
  • Jaume Segura
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2799)


In this work we propose a compact analytical model to compute the crosstalk induced delay from a charge-based propagation delay model for submicronic CMOS gates. Crosstalk delay is described as an additional charge to be transferred through the pMOS (nMOS) network of the gate driving the victim node during its rising (falling) output transition. The model accounts for time skew between the victim and aggressor input transitions and includes submicronic effects. It provides an intuitive description of crosstalk delay showing very good agreement with HSPICE simulations for a 0.18μm technology.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Gross, P.D., Arunachalam, R., Rajagopal, K., Pileggi, L.T.: Determination of worstcase aggressor alignment for delay calculation. In: Proc. Int. Conf. Computer-Aided Design (ICCAD), pp. 212–219 (1998)Google Scholar
  2. 2.
    Chen, W.Y., Gupta, S.K., Breuer, M.A.: Analytical Models for Crosstalk Excitation and Propagation in VLSI Circuits. IEEE Transactions on Computer-Aided Design 21(10), 1117–1131 (2002)CrossRefGoogle Scholar
  3. 3.
    Rosselló, J.L., Segura, J.: A Compact Charge-Based Propagation Delay Model for Submicronic CMOS Buffers. In: Hochet, B., Acosta, A.J., Bellido, M.J. (eds.) PATMOS 2002. LNCS, vol. 2451, pp. 219–228. Springer, Heidelberg (2002)CrossRefGoogle Scholar
  4. 4.
    Rosselló, J.L., Segura, J.: Power-delay Modeling of Dynamic CMOS Gates for Circuit Optimization. In: Proc. of International Conference on Computer-Aided Design (ICCAD), San José CA, USA, November 4–8, pp. 494–499 (2001)Google Scholar
  5. 5.
    Caignet, F., Delmas-Bendhia, S., Sicard, E.: The Challege of Signal Integrity in Deep-Submicrometer CMOS Technology. Proceedings of the IEEE 89(4), 556–573 (2001)CrossRefGoogle Scholar
  6. 6.
    Sakurai, T., Newton, R.: A Simple MOSFET Model for Circuit Analysis. IEEE Transactions on Electron Devices 38, 887–894 (1991)CrossRefGoogle Scholar
  7. 7.
    Rosselló, J.L., Segura, J.: Charge-Based Analytical Model for the Evaluation of Power Consumption in Submicron CMOS Buffers. IEEE Transactions on Computer-Aided Design 21(4), 433–448 (2002)CrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2003

Authors and Affiliations

  • José Luis Rosselló
    • 1
  • Jaume Segura
    • 1
  1. 1.Departament de FísicaUniversitat Illes BalearsPalma de MallorcaSpain

Personalised recommendations