Advertisement

Reduced Leverage of Dual Supply Voltages in Ultra Deep Submicron Technologies

  • Tim Schoenauer
  • Joerg Berthold
  • Christoph Heer
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2799)

Abstract

Dual supply voltage (DSV) is a low-power design technique, which reduces the dynamic power dissipation of a digital circuit [1]. In this paper we will summarize the basic idea of this approach, its benefit and associated costs and outline the dependency of DSV on technology and device parameters. We then evaluate the use of DSV on gate level in the context of the evolving ultra deep submicron (UDSM) technology. Employing DSV exhibits a reduced leverage – especially for leakage sensitive applications – mainly due to a limited reduction of threshold voltages in UDSM technologies and due to the use of multi-threshold devices. Finally we discuss DSV design examples reported in literature and give an outlook on how their benefit is influenced by UDSM technologies.

Keywords

Threshold Voltage Supply Voltage Power Dissipation Power Reduction Path Delay 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Usami, K., Horrowitz, M.: Clustered voltage scaling technique for low-power design. In: Proceedings of the International Symposium on Low Power Design (April 1995)Google Scholar
  2. 2.
    Dennard, R.H., et al.: Design of Ion-Implanted MOSFETs with Very Small Physical Dimensions. IEEE Journal of Solid-State Circuits 9, 256–268 (1974)CrossRefGoogle Scholar
  3. 3.
    Razavi, B.: Design of Analog CMOS Integrated Circuits. McGraw-Hill, New York (1999)Google Scholar
  4. 4.
    Roy, K., Prasad, S.: Low-Power CMOS VLSI Circuit Design. John Wiley, Chichester (2002)Google Scholar
  5. 5.
    Sakurai, T., Newton, R.: Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas. IEEE Journal of Solid-State Circuits (April 1990)Google Scholar
  6. 6.
    Donno, M., Macchiarulo, L., Macci, A., Macii, E., Poncino, M.: Enhanced Clustered Voltage Scaling for Low Power. In: Proceedings of the 12th ACM Great Lakes Symposium on VLSI, GLSVLSI 2002 (April 2002)Google Scholar
  7. 7.
    Usami, K., et al.: Design Methodology of Ultra Low-power MPEG4 Codec Core Exploiting Voltage Scaling Techniques. In: DAC 1998, Proceedings of the 35th Design Automation Conference (1998)Google Scholar
  8. 8.
    Yeh, C., Kang, Y.-S.: Lyaout Techniques Supporting the Use of Dual Supply Voltages for Cell-Based Designs. In: Proceedings of the Design Automation Conference, DAC 1999 (1999)Google Scholar
  9. 9.
    Mahnke, T., Panenka, S., Embacher, M., Stechele, W., Hoeld, W.: Power Optimization Through Dual Supply Voltage Scaling Using Power Compiler. In: SNUG Europe 2002 (2002)Google Scholar
  10. 10.
    Usami, K., Igarashi, M.: Low-Power Design Methodology and Applications utilizing Dual Supply Voltages. In: Proceedings of the Asia and South Pacific Design Automation Conference 2000, January 2000, pp. 123–128 (2000)Google Scholar
  11. 11.
    Usami, K., et al.: Automated Low-Power Technique Exploiting Multiple Supply Voltages Applied to a Media Processor. IEEE Journal of Solid State Circuits 33(3), 463–471 (1998)CrossRefGoogle Scholar
  12. 12.
    Kuroda, T., et al.: A High-Speed Low-Power 0.3um CMOS Gate-Array with Variable Threshold Voltage (VT) Scheme. In: IEEE CICC 1996, May 1996, pp. 53–56 (1996)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2003

Authors and Affiliations

  • Tim Schoenauer
    • 1
  • Joerg Berthold
    • 1
  • Christoph Heer
    • 1
  1. 1.Infineon Technologies, CL AIP Advanced Macros & ArchitecturesMünchenGermany

Personalised recommendations