A Fully Digital Numerical-Controlled-Oscillator
A 3.3V, 0.8 mW programmable Numerical Controlled oscillator Oscillator (NCO) core is designed in 0.6 micron CMOS process and its prototype design is mapped on an Altera MAX9400 CPLD. This architecture is suitable for digital wireless transceivers that use different bands for transmit and receive modes, such as GSM and DECT. Linearity and phase noise of the NCO is analyzed. Thermal drift and power supply level sensitivity is characterized. This architecture can be used for higher frequencies using faster FPGA devices or by implementing it on an advanced deep-submicron process.
Unable to display preview. Download preview PDF.
- 1.Banu, M.: MOS oscillator with multi-decade tuning range and gigahertz maximum speed. IEEE JSSC SC-23, 474–479 (1988)Google Scholar
- 3.Dunning, J., Garcia, G., Lundberg, J., Nuckolls, E.: An all-digital phase-locked loop with 50-cycle lock time suitable for high-performance microprocessors. IEEE JSSC 30(4), 412–422 (1995)Google Scholar
- 4.To, C.H., Chan, C.F., Choy, O.C.S.: A simple CMOS digital controlled oscillator with high resolution and linearity. In: Proceedings ISCAS, pp. 371-373 (1998)Google Scholar
- 5.Sabel, L.: On the performance of a low complexity baseband 2nd order delay locked loop incorporating a non-linear NCO. In: Proceedings of Spread Spectrum Techniques and Applications, vol. 2, pp. 469–473 (1998)Google Scholar