Skip to main content

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2799))

  • 1102 Accesses

Abstract

A 3.3V, 0.8 mW programmable Numerical Controlled oscillator Oscillator (NCO) core is designed in 0.6 micron CMOS process and its prototype design is mapped on an Altera MAX9400 CPLD. This architecture is suitable for digital wireless transceivers that use different bands for transmit and receive modes, such as GSM and DECT. Linearity and phase noise of the NCO is analyzed. Thermal drift and power supply level sensitivity is characterized. This architecture can be used for higher frequencies using faster FPGA devices or by implementing it on an advanced deep-submicron process.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Banu, M.: MOS oscillator with multi-decade tuning range and gigahertz maximum speed. IEEE JSSC SC-23, 474–479 (1988)

    Google Scholar 

  2. Razavi, B.: Monolithic Phase-Locked Loops and Clock Recovery Circuits. IEEE Press, Los Alamitos (1996)

    Book  Google Scholar 

  3. Dunning, J., Garcia, G., Lundberg, J., Nuckolls, E.: An all-digital phase-locked loop with 50-cycle lock time suitable for high-performance microprocessors. IEEE JSSC 30(4), 412–422 (1995)

    Google Scholar 

  4. To, C.H., Chan, C.F., Choy, O.C.S.: A simple CMOS digital controlled oscillator with high resolution and linearity. In: Proceedings ISCAS, pp. 371-373 (1998)

    Google Scholar 

  5. Sabel, L.: On the performance of a low complexity baseband 2nd order delay locked loop incorporating a non-linear NCO. In: Proceedings of Spread Spectrum Techniques and Applications, vol. 2, pp. 469–473 (1998)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2003 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Abdollahi, S.R., Bakkaloglu, B., Hosseini, S.K. (2003). A Fully Digital Numerical-Controlled-Oscillator. In: Chico, J.J., Macii, E. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2003. Lecture Notes in Computer Science, vol 2799. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-39762-5_45

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-39762-5_45

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-20074-1

  • Online ISBN: 978-3-540-39762-5

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics