A Genetic Bus Encoding Technique for Power Optimization of Embedded Systems

  • Giuseppe Ascia
  • Vincenzo Catania
  • Maurizio Palesi
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2799)


In this paper we present a genetic approach for the efficient generation of an encoder to minimize switching activity on the high-capacity lines of a communication bus. The approach is a static one in the sense that the encoder is realized ad hoc according to the traffic on the bus. The approach refers to embedded systems in which it is possible to have detailed knowledge of the trace of the patterns transmitted on a bus following execution of a specific application. The approach is compared with the most efficient encoding schemes proposed in the literature on both multiplexed and separate buses. The results obtained demonstrate the validity of the approach, which on average saves up to 50% of the transitions normally required.


Encode Scheme Power Optimization Truth Table Stop Criterion Reference Stream 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Benini, L., De Micheli, G., Macii, E., Poncino, M., Quer, S.: Power optimization of core-based systems by address bus encoding. IEEE Transactions on Very Large Scale Integration 6(4) (December 1998)Google Scholar
  2. 2.
    Benini, L., De Micheli, G., Macii, E., Sciuto, D., Silvano, C.: Asymptotic zero-transition activity encoding for address busses in low power microprocessor-based systems. In: Great Lakes Symposium VLSI, Urbana, IL, March 1997, pp. 77–82 (1997)Google Scholar
  3. 3.
    Benini, L., De Micheli, G., Macii, E., Sciuto, D., Silvano, C.: Address bus encoding techniques for system-level power optimization. In: IEEE Design Automation and Test Conference in Europe, Paris, France, February 1998, pp. 861–866 (1998)Google Scholar
  4. 4.
    Henkel, J., Lekatsas, H., Jakkula, V.: Encoding schemes for address busses in energy efficient SOC design. In: VLSI-SOC 2001 11th International Conference of Very Large Scale Integration, Montpellier, France (December 2001)Google Scholar
  5. 5.
    Mazumder, P., Rudnick, E.M.: Genetic Algorithms for VLSI Design, Layout & Test Automation. Prentice Hall, Inc., Englewood Cliffs (1999)Google Scholar
  6. 6.
    International thechnology roadmap for semiconductors. Semiconductor Industry Association (1999)Google Scholar
  7. 7.
    Stan, M.R., Burleson, W.P.: Bus invert coding for low power I/O. IEEE Transactions on VLSI Systems 3, 49–58 (1995)CrossRefGoogle Scholar
  8. 8.
    Su, C., Tsui, C., Despain, A.: Saving power in the control path of embedded processors. IEEE Design and Test of computers 11(4), 24–30 (1994)CrossRefGoogle Scholar
  9. 9.
    West, N.H., Eshraghian, K.: Principles of CMOS VLSI Design. Addison-Wesley, Reading (1998)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2003

Authors and Affiliations

  • Giuseppe Ascia
    • 1
  • Vincenzo Catania
    • 1
  • Maurizio Palesi
    • 1
  1. 1.Department of Computer Science and Telecommunications EngineeringUniversity of CataniaCataniaItaly

Personalised recommendations