An Adiabatic Charge Pump Based Charge Recycling Design Style

  • Vineela Manne
  • Akhilesh Tyagi
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2799)


Adiabatic CMOS circuits reduce the energy consumption by supplying the charge at a rate significantly lower than the inherent RC delay of a gate. However, such a technique inherently trades energy for delay. In this work, we propose to incorporate an adiabatic charge pump to recycle charge for energy reduction. The adiabatic component, charge pump, is placed away from the critical paths. The adiabatic delays are overlapped with the computing path logic delays resulting in no change in the computation speed. One implementation scheme that taps the ground-bound charge in a capacitor (virtual ground) and then uses an adiabatic charge-pump to feed internal virtual Vdd nodes is described. The method has been implemented in DSP computations such as FIR filter, DCT/IDCT filters and FFT filters. Complete design details and performance analysis are presented. Simulation results in SPICE indicate that the proposed scheme reduces energy consumption in these DSP circuits by as much as 15% with no loss in performance.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Arslan, T., Horrocks, D.H., Erdogan, A.T.: Overview and Design Directions for Low-Power Circuits and Architectures for Digital Signal Processing. In: IEE Colloquium on Low Power Analogue and Digital VLSI: ASICS, June 1995, pp. 6/1-6/5 (1995)Google Scholar
  2. 2.
    Chandrakasan, A.P., Sheng, S., Brodersen, R.W.: Low-Power CMOS Digital Design. IEEE Journal of Solid-State Circuits 27(4), 473–484 (1992)CrossRefGoogle Scholar
  3. 3.
    Guyot, A., Abou-Samra, S.: Low Power CMOS Digital Design. In: Proceedings of the Tenth International Conference on Microelectronics (ICM), pp. I.P.6-I.P.13 (1998)Google Scholar
  4. 4.
    Dickson, J.: On-chip High-Voltage Generation in NMOS Integrated Circuits Using an Improved Voltage Multiplier Technique. IEEE Journal of Solid-State Circuits 11(6), 374–378 (1976)CrossRefGoogle Scholar
  5. 5.
    Pylarinos, L.: Charge Pumps: An Overview. In: Rogers Sr., E.S. (ed.) Department of Electrical and Computer Engineering, University of TorontoGoogle Scholar
  6. 6.
    Athas, W.C., Koller, J.G., Svensson, L.J.: An Energy-Efficient CMOS Line Driver Using Adiabatic Switching. In: Proc. of the Fourth Great Lakes Symposium on VLSI Design, March 1994, pp. 159-164 (1994)Google Scholar
  7. 7.
    Svensson, L.J., Koller, J.G.: Driving a Capacitive Load Without Dissipating fCV2. In: IEEE Symposium on Low Power Electronics, pp. 100–101 (1994)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2003

Authors and Affiliations

  • Vineela Manne
    • 1
  • Akhilesh Tyagi
    • 1
  1. 1.Department of Electrical and Computer EngineeringIowa State UniversityAmesU.S.A.

Personalised recommendations