A Unified Framework for Power-Aware Design of Embedded Systems

  • José L. Ayala
  • Marisa López-Vallejo
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2799)


This paper presents a new tool for power estimation of caches built inside a unified framework for the design of embedded systems. The estimator, which works in parallel with the functional simulator of the system, has been designed to deal with different target architectures, providing high flexibility. The estimation is based on an improved analytical power model that provides high accuracy on the estimation. The proposed framework has been verified with benchmarks from the MiBench suite, obtaining good results in terms of accuracy and execution time.


Power Dissipation Embed System Power Estimation Switching Activity Target Architecture 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Alcântara, J.M., Vieira, A.C.C., Gálvez-Durand, F., Castro, V.: A methodology for dynamic power consumption estimation using VHDL descriptions. In: Symposium on Integrated Circuits and Systems Design (2002)Google Scholar
  2. 2.
    Brooks, D., Tiwari, V., Martonosi, M.: Wattch: a framework for architectural-level power analysis and optimizations. In: International Symposium on Computer Architecture (2000)Google Scholar
  3. 3.
    Edler, J., Hill, M.D.: Dinero IV (2002),
  4. 4.
  5. 5.
    Guthaus, M.R., Ringenberg, J.S., Ernst, D., Austin, T.M., Mudge, T., Brown, R.B.: MiBench: A free, commercially representative embedded benchmark suite. In: Annual Workshop on Workload Characterization (2001)Google Scholar
  6. 6.
    Kadayif, I., Kandemir, M., Vijaykrishnan, N., Irwin, M.J., Sivasubramaniam, A.: EAC: A compiler framework for high-level energy estimation and optimization. In: Design and Test in Europe (2002)Google Scholar
  7. 7.
    Kamble, M., Ghose, K.: Analytical energy dissipation models for low power caches. In: International Symposium on Low Power Electronics (1997)Google Scholar
  8. 8.
    Laurent, J., Senn, E., Julien, N., Martin, E.: High-level energy estimation for DSP systems. In: International Workshop on Power and Timing Modeling, Optimization and Simulation (2001)Google Scholar
  9. 9.
    Moyer, B.: Low-power design for embedded processors. Proceedings of the IEEE 89(11) (November 2001)Google Scholar
  10. 10.
    Nikolaidis, S., Laopoulos, T.: Instruction-level power consumption estimation embedded processors low-power applications. In: International Workshop on Intelligent Data Acquisition Computing Systems: Technology and Applications (2001)Google Scholar
  11. 11.
    Senn, E., Julien, N., Martin, E.: Power consumption estimation of a C program for data-intensive applications. In: International Workshop on Power and Timing Modeling, Optimization and Simulation (2002)Google Scholar
  12. 12.
    Wilton, S.E., Jouppi, N.: An enhanced access and cycle time model for on chip caches. Technical Report 93/5, DEC WRL (1994)Google Scholar
  13. 13.
    Ye, W., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.: The design and use of SimplePower: A cycle-accurate energy estimation tool. In: Design Automation Conference (2000)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2003

Authors and Affiliations

  • José L. Ayala
    • 1
  • Marisa López-Vallejo
    • 1
  1. 1.Departamento de Ingeniería ElectrónicaUniversidad Politécnica de Madrid(Spain)

Personalised recommendations