In this paper, we compare the current de-facto standard high-speed family (self-resetting domino logic) with the most promising recently proposed ones: dynamic current mode logic, gate diffusion input logic and race logic architecture. For this purpose, we have used an 8-bit array multiplier in the 0.13 um TSMC CMOS process whose critical path is representative of many modern complex ICs. Each design adopts solely one logic style and it has been optimized with a standard industrial semi-custom flow. As metrics of comparison we have used speed and the energy (E), energy-per-time (ET) and energy-per-time-square (ET2) metrics. The comparison shows that self-resetting domino logic is the best choice when only speed is of concern, while dynamic current mode logic should be the preferred approach for all other cases. The other logic families failed to live up with their original promises of high-performance.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Bernstein, K., Carrig, K.M., Durham, C.M., Hansen, P.R., Hogenmiller, D., Nowak, E.J., Rohrer, N.J.: High Speed CMOS Design Styles. Kluwer Academic Publishers, Dordrecht (1999)Google Scholar
  2. 2.
    Woo, A.K.: Static PLA or ROM Circuit with Self-Generated Precharge. U.S. Patent # 4, 728, 827 (March 1, 1988)Google Scholar
  3. 3.
    Hwang, W., Gristede, G.D., Sanda, P., Wang, S.Y., Heidel, D.F.: Implementation of a Self-Resetting CMOS 64-Bit Parallel Adder with Enhanced Testability. IEEE Journal of Solid-State Circuits 34(8) (August 1999)Google Scholar
  4. 4.
    Allam, M.W., Elmasry, M.I.: Dynamic Current Mode Logic (DyCML): A New Low- Power High-Performance Logic Style. IEEE Journal of Solid-State Circuits 36(3) (March 2001)Google Scholar
  5. 5.
    Somasekhar, D., Roy, K.: Differential Current Switch Logic: A Low Power DCVS Logic Family. IEEE Journal of Solid-State Circuits 31(7) (July 1996)Google Scholar
  6. 6.
    Morgenshtein, A., Fish, A., Wagner, I.A.: Gate-Diffusion Input (GDI) – A Novel Power Efficient Method for Digital Circuits: A Design Methodology. In: ASIC/SOC Conference 2001, Proceedings. 14th Annual IEEE International (2001)Google Scholar
  7. 7.
    Lee, S.J., Yoo, H.J.: Race Logic Architecture (RALA): A Novel Logic Concept Using the Race Scheme of Input Variables. IEEE Journal of Solid-State Circuits 37(2) (February 2002)Google Scholar
  8. 8.
    Martin, A.J.: Towards an energy complexity of computation. Information processing Letters 77 (2001)Google Scholar
  9. 9.
    Gonzalez, R., Gordon, B., Horowitz, M.: Supply and threshold voltage scaling for low power CMOS. IEEE Journal of Solid-State Circuits 32(8) (August 1997)Google Scholar
  10. 10.
    Weste, N.H.E., Eshragian, K.: Principle of CMOS design: a system perspective. Addison-Wesley, Reading (1993)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2003

Authors and Affiliations

  • G. Privitera
    • 1
  • Francesco Pessolano
    • 1
  1. 1.Philips ResearchEindhovenThe Netherlands

Personalised recommendations