This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
21.9 Literaturverzeichnis
J. Lohstroh, E. Seevinck, J. de Groot. Worst-case static noise margin criteria for logic circuits and their mathematical equivalence. IEEE J. Solid-State Circuits, 18(6):803–807, 1983.
E. Seevinck, F.J. List, J. Lohstroh. Static-noise margin analysis of MOS SRAM cells. IEEE J. Solid-State Circuits, 22(5):748–754, 1987.
H.J.M. Veendrick. Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits. IEEE J. Solid-State Circuits, 19(4):468–473, 1984.
G.E. Moore. No exponential is forever... www.intel.com, 2003.
J.-S. Wang, C.-R. Chang, C. Yeh. Analysis and design of high-speed and low-power CMOS PLAs. IEEE J. Solid-State Circuits, 36(8):1250–1262, 2000.
A.M. Mohsen, C.A. Mead. Delay-time optimization for driving and sensing of signals on high-capacitance paths of VLSI systems. IEEE J. Solid-State Circuits, 14(2):462–470, 1979.
B. Razavi. Prospects of CMOS technology for high-speed optical communication circuits. IEEE J. Solid-State Circuits, 37(9):1135–1145, 2002.
D. Kehrer, H.-D. Wohlmuth, H. Knapp, M. Wurzer, A.L. Scholz. 40-Gb/s 2:2 multiplexer and 1:2 demultiplexer in 120nm standard CMOS. IEEE J. Solid-State Circuits, 38(11):1830–1837, 2003.
C. Duvvury, A. Amerasekera. ESD: A pervasive reliability concern for IC technologies. Proc. IEEE, 81(5):690–702, 1993.
J.K. Keller. Protection of MOS integrated circuits from destruction by electrostatic discharge. EOS/ESD Symp., Proc. vol. EOS-3:73–79, 1981.
C. Duvvury, R.N. Rountree, L.S. White. A summary of most efective electrostatic discharge protection circuits for MOS memories and their observed failure modes. EOS/ESD Symp., Proc. vol. EOS-5:181–184, 1983.
J.E. Vinson, J.J. Liou. Electrostatic discharge in semiconductor devices: protection techniques. Proc. IEEE, 88(12):1878–1900, 2000.
G. Krieger, P. Niles. Diffused resistor characteristics at high current density levels-analysis and applications. IEEE Trans. Electron Devices, 36(2):416–423, 1989.
A.S. Grove. Physics and Technology of Semiconductor Devices. Wiley, New York, 1967.
S. Galal, B. Razavi. Broadband ESD protection circuits in CMOS technology. IEEE J. Solid-State Circuits, 38(12):2334–2340, 2003.
S.H. Voldmann. The state of the art of electrostatic discharge proection: physics, technology, circuits, design, simulation and scaling. IEEE J. Solid-State Circuits, 34(9):1272–1282, 1999.
R. Gregorian, K.W. Martin, G.C. Temes. Switched-capacitor circuit design. Proc. IEEE, 71(8):941–966, 1983.
B.J. Sheu, C. Hu. Switch-induced error voltage on a switched capacitor. IEEE J. Solid-State Circuits, 19(4):519–525, 1984.
H. Nambu, K. Kanetani, K. Yamasaki, K. Higeta, M. Usami, M. Nishiyama, K. Ohhata, F. Arakawa, T. Kusunoki, K. Yamaguchi, A. Hotta, N. Homma. A 550-ps access 900-mhz 1-Mb ECL-CMOS SRAM. IEEE J. Solid-State Circuits, 35(8):1159–1168, 2000.
D.L. Harame, D.C. Ahlgren, D.D. Coolbaugh, J.S. Dunn, G.G. Freeman, J.D. Gillis, R.A. Groves, G.N. Hendersen, R.A. Johnson, A.J. Joseph, S. Subbanna, A.M. Victor, K.M. Watson, C.S. Webster, P.J. Zampardi. Current status and future trends of SiGe BiCMOS technology. IEEE Trans. Electron Devices, 48(11):2575–2594, 2001.
D.A. Rich, M.S. Carroll, M.R. Frei, T.G. Ivanov, M. Mastrapasqua, S. Moinian, A.S. Chen, C.A. King, E. Harris, J. de Blauwe, H.-H. Vuong, V. Archer, K. Ng. BiCMOS ⁁ technology for mixed-digital, analog and RF applications. IEEE Microwave Magazine, 3(2):44–55, 2002.
K. Hoffmann Systemintegration, 2. Auflage, Oldenbourg, München 2006
Rights and permissions
Copyright information
© 2007 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
(2007). Grundschaltungen mit MOSFETs. In: Elektronische Bauelemente. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-34015-7_21
Download citation
DOI: https://doi.org/10.1007/978-3-540-34015-7_21
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-34014-0
Online ISBN: 978-3-540-34015-7
eBook Packages: Computer Science and Engineering (German Language)