Timed I/O Test Sequences for Discrete Event Model Verification
Model verification examines the correctness of a model implementation with respect to a model specification. While being described from model specification, implementation prepares to execute or evaluate a simulation model by a computer program. Viewing model verification as a program test this paper proposes a method for generation of test sequences that completely covers all possible behavior in specification at an I/O level. Timed State Reachability Graph (TSRG) is proposed as a means of model specification. Graph theoretical analysis of TSRG has generated a test set of timed I/O event sequences, which guarantees 100% test coverage of an implementation under test.
KeywordsTest Sequence Discrete Event System Conformance Test Basic Loop Loop Path
Unable to display preview. Download preview PDF.
- 1.Banks, J., Gerstein, D., Searles, S.P.: Modeling process, validation, and verification of complex simulations: A survey. S.C.S Methodology and Validation, simulation series 19(1), 13–18 (1988)Google Scholar
- 7.Hong, K.J., Kim, T.G.: A Verification Of Time Constrained Simulation Model Using Test Selection:A New Approach. (2004) (In preparation)Google Scholar