Skip to main content
SpringerLink
Log in

Design of a Cycle-Accurate User-Retargetable Instruction-Set Simulator Using Process-Based Scheduling Scheme

  • Conference paper
Computational and Information Science (CIS 2004)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 3314))

Included in the following conference series:

  • 863 Accesses

Abstract

We designed a cycle-accurate user-retargetable instruction-set simulator (UR-ISS) based on architecture description language (ADL) which is suitable for system-on-chip (SoC) design. It uses a new scheduling method based on process control. It is effective for schedulingmulti-cycle instructions and asynchronous events to a pipeline such as interrupts and exceptions frequently found in SoCs. The proposed UR-ISS consists of a byte-code compiler (BCC) and a virtual machine (VM); The BCC translates ADL semantics into byte-codes and the VM executes them. We have investigated that the UR-ISS is 5.5 times faster than HDL models and 2.5 times faster than System-C models on average. We also applied the UR-ISS for CALMRISC32TMduring its development and obtained good results for functional validation.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Liao, S., Tjiang, S., Gupta, R.: An Efficient Implementation of Reactivity for Modeling Hardware. In: DAC 1997 (1997)

    Google Scholar 

  2. Hadjiyiannis, G., Hanono, S., Devadas, S.: ISDL: an Instruction Set Description Language for Retargetability. In: Proc. of the 34th Design Automation Conference, pp. 299–302 (1997)

    Google Scholar 

  3. Luckham, D.: Rapide: a Language and Toolset for Simulation of Distributed Systems. In: DIMACS Partial Order Methods Workshop IV. Princeton University, Princeton (1996)

    Google Scholar 

  4. Zivojnovi, V., et al.: LISA - Machine Description Language and Generic Machine Model for HW/SW Co-design. In: IEEE Workshop on VLSI Signal Processing (1996)

    Google Scholar 

  5. Cho, S., et al.: CALMRISC32: A 32bit Low-power MCU Core. In: IEEE Proceeding of AP-ASIC 2000, Cheju, Korea (2000)

    Google Scholar 

  6. Chang, T.: A Biased Random Instruction Generation Environment for Architectural Verification of Pipelined Processor. Journal of Electronic Testing (2000)

    Google Scholar 

  7. Lee, C., Yang, H., et al.: Efficient Random Vector Verification Method for an Embedded 32bit RISC Core. In: Proc. of AP-ASIC 2000, Cheju, Korea, pp. 291–294 (2000)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Dept. EE., Yonsei University, 134, Shincho-Dong Sudaemoon-ku, Seoul, Korea

    Hoonmo Yang & Moonkey Lee

Authors
  1. Hoonmo Yang
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Moonkey Lee
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. School of Electronic Science and Technology, Anhui University, Hefei, Anhui, China

    Jun Zhang

  2. College of Science, Donghua University, 1882 Yan’an Xilu Road, 20051, Shanghai, China

    Ji-Huan He

  3. BASICS, Department of Computer Science and Engineering, Shanghai Jiao Tong University, 200030, Shanghai, China

    Yuxi Fu

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Yang, H., Lee, M. (2004). Design of a Cycle-Accurate User-Retargetable Instruction-Set Simulator Using Process-Based Scheduling Scheme. In: Zhang, J., He, JH., Fu, Y. (eds) Computational and Information Science. CIS 2004. Lecture Notes in Computer Science, vol 3314. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30497-5_42

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-30497-5_42

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-24127-0

  • Online ISBN: 978-3-540-30497-5

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation