Abstract
We present SoftExplorer, a tool to estimate and analyze the power and energy consumption of an algorithm from the C program. The consumption of every loop is analyzed, and the influence of the data mapping is characterized. Several models of processor are available, from the simple RISC ARM7 to the very complex VLIW DSP TI-C67. Cache misses, pipeline stalls, and internal / external memory accesses are taken into account. We show how to analyze and optimize the power and energy consumption, and how to choose a processor and its operating frequency, for a MPEG-1 decoder. We also explain how to find the best data mapping for a DSP application.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A framework for architecturallevel power analysis and optimizations. In: Proc. International Symposium on Computer Architecture ISCA 2000, pp. 83–94 (2000)
Ye, W., Vijaykrishnan, N., Kandemir, M., Irwin, M.: The design and use of SimplePower: A cycle accurate energy estimation tool. In: Proc. Design Automation Conf. DAC 2000, pp. 340–345 (2000)
Tiwari, V., Malik, S., Wolfe, A.: Power analysis of embedded software: a first step towards software power minimization. IEEE Trans. VLSI Systems 2, 437–445 (1994)
Klass, B., Thomas, D., Schmit, H., Nagle, D.: Modeling inter-instruction energy effects in a digital signal processor. In: Proc. of the Power Driven Microarchitecture Workshop in ISCA 1998 (1998)
Steinke, S., Knauer, M., Wehmeyer, L., Marwedel, P.: An accurate and fine grain instruction-level energy model supporting software optimizations. In: Proc. Int. Workshop on Power And Timing Modeling, Optimization and Simulation PATMOS 2001, pp. 3.2.1–3.2.10 (2001)
Qu, G., Kawabe, N., Usami, K., Potkonjak, M.: Function-level power estimation methodology for microprocessors. In: Proc. Design Automation Conf. DAC 2000, pp. 810–813 (2000)
Benini, L., Bruni, D., Chinosi, M., Silvano, C., Zaccaria, V., Zafalon, R.: A power modeling and estimation framework for VLIW-based embedded systems. In: Proc. Int. Workshop on Power And Timing Modeling, Optimization and Simulation PATMOS 2001, pp. 2.3.1–2.3.10 (2001)
Gebotys, C.H., Gebotys, R.J.: An empirical comparison of algorithmic, instruction, and architectural power prediction models for high performance embedded DSP processors. In: Proc. ACM Int. Symp. on Low Power Electronics Design ISLPED 1998, pp. 121–123 (1998)
Valluri, M., John, L.: Is compiling for performance == compiling for power? In: Proc. of the 5th Annual Workshop on Interaction between Compilers and Computer Architectures INTERACT-5, Mexico (2001)
Julien, N., Laurent, J., Senn, E., Martin, E.: Power consumption modeling of the TI C6201 and characterization of its architectural complexity. In: IEEE Micro, Special Issue on Power- and Complexity-Aware Design, September/October (2003)
Laurent, J., Julien, N., Senn, E., Martin, E.: Functional level power analysis: An efficient approach for modeling the power consumption of complex processors. In: Proc. Design Automation and Test in Europe DATE 2004, Paris, France (March 2004)
Senn, E., Julien, N., Laurent, J., Martin, E.: Power estimation of a c algorithm on a VLIW processor. In: Proceedings of WCED 2002, Workshop on Complexity- Effective Design (in conjunction with the 29th annual International Symposium on Computer Architecture, ISCA 2002), Anchorage, Alaska, USA (May 2002)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Senn, E., Laurent, J., Julien, N., Martin, E. (2004). SoftExplorer: Estimation, Characterization, and Optimization of the Power and Energy Consumption at the Algorithmic Level. In: Macii, E., Paliouras, V., Koufopavlou, O. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2004. Lecture Notes in Computer Science, vol 3254. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30205-6_36
Download citation
DOI: https://doi.org/10.1007/978-3-540-30205-6_36
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-23095-3
Online ISBN: 978-3-540-30205-6
eBook Packages: Springer Book Archive