Abstract
Coupling capacitances between on-chip wires dominate the power consumption of deep submicron busses. Opposite switching signals on adjacent lines cause additional power to be consumed and cause a crosstalk induced delay. This paper proposes a transition dependent skew on all the wires, such that opposite transitions do not occur simultaneously, but transitions in the same direction still do. An example is given how this can be realized with only simple coding circuitry. By inserting an intermediate state, this technique offers almost 25% savings of power on the bus lines, and a delay reduction of at least 5%. Larger reductions of the delay (upto 20%) are possible using a more aggressive repeater insertion scheme.
This work is partly sponsored by the European community within FET-open, IST-2001-38930.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Cao, Y., Hu, C., Huang, X., Kahng, A.B., Muddu, S., Stroobandt, D., Sylvester, D.: Effects of Global Interconnect Optimizations on Performance Estimation of Deep Submicron Design. In: ICCAD, pp. 56–61 (2000)
Hirose, K., Yasuura, H.: A Bus Delay reduction Technique Considering Crosstalk. In: Design Automation and Test in Europe (DATE), Paris (Fr.), pp. 441–445 (2000)
Kim, K.-W., Baek, K.-H., Shanbhag, N., Liu, C.L., Kang, S.-M.: Coupling-driven Signal Encoding Scheme for Low-Power Interface Design. In: ICCAD, pp. 318–321 (2000)
Sotiriadis, P.P., Wang, A., Chandrakasan, A.: Transition Pattern Coding: An approach to reduce Energy in Interconnect. In: 26th European Solid-State Circuit Conference (ESSCIRC), Stockholm (S), pp. 320–323 (2000)
Kretzschmar, C., Nieuwland, A.K., Müller, D.: Why Transition Coding for Power Minimization of On-Chip busses does not work. In: DATE, February 2004, pp. 512–517 (2004)
Sotiriadis, P.P., Chandrakasan, A.P.: A Bus Energy Model for Deep SubmicronTechnology. IEEE Transactions on VLSI systems 10(3), 341–350 (2002)
Di Silvio, L., Rossi, D., Metra, C.: Crosstalk Effect Minimization for Encoded Busses. In: International On-Line Test Symposium (IOLTS), July 2003, pp. 214–218 (2003)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Nieuwland, A.K., Katoch, A., Meijer, M. (2004). Reducing Cross-Talk Induced Power Consumption and Delay. In: Macii, E., Paliouras, V., Koufopavlou, O. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2004. Lecture Notes in Computer Science, vol 3254. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30205-6_20
Download citation
DOI: https://doi.org/10.1007/978-3-540-30205-6_20
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-23095-3
Online ISBN: 978-3-540-30205-6
eBook Packages: Springer Book Archive