Abstract
In low power UDSM process the combined use of reduced value of the supply voltage and high threshold voltage value may greatly modify the temperature sensitivity of designs, which becomes structure and transition edge dependent. In this paper we propose a model for determining the temperature coefficient of CMOS structures and defining the worst Process, Voltage and Temperature condition to be verified for qualifying a design. This model is validated on two 0.13μm processes by comparing the calculated values of the temperature coefficient of the performance parameters to values deduced from electrical simulations (Eldo). Application to combinatorial path gives evidence of the occurrence of temperature inversion that is structure and control condition dependent and must carefully be considered for robust design validation.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Park, C., et al.: Reversal of temperature dependence of integrated circuits operating at very low voltages. In: Proc. IEDM conference, pp. 71–74 (1995)
Sze, S.M.: Physics of semiconductor devices. Wiley, Chichester (1983)
Synopsys Inc., Scalable Polynomial Delay And Power Model, Rev 5 (October 2002)
Lasbouygues, B., Schindler, J., Engels, S., Maurine, P., Azemard, N., Auvergne, D.: Continuous representation of the performance of a CMOS library. In: European Solid-State Circuits, ESSIRC 2003 Conf., September 16-18 (2003)
Maurine, P., Rezzoug, M., Azemard, N., Auvergne, D.: Transition time modeling in deep submicron CMOS. IEEE Trans. on Computer Aided Design 21(11), 1352–1363 (2002)
Sakurai, T., Newton, A.R.: Alpha-power model, and its application to CMOS inverter delay and other formulas. J. Solid State Circuits 25, 584–594 (1990)
Jeppson, K.O.: Modeling the Influence of the Transistor Gain Ratio and the Input-to- Output Coupling Capacitance on the CMOS Inverter Delay. IEEE JSSC 29, 646–654 (1994)
Daga, J.M., Ottaviano, E., Auvergne, D.: Temperature effect on delay for low voltage applications. In: Design, Automation and Test in Europe, Proc., February 23-26, pp. 680–685 (1998)
Power, J.A., et al.: An Investigation of MOSFET Statistical and Temperature Effects. In: Proc. IEEE 1992 Int. Conference on Microelectronic Test Structures, March 1992, vol. 5 (1992)
Osman, A., et al.: An Extended Tanh Law MOSFET Model for High Temperature Circuit Simulation. IEEE JSSC 30(2) (February 1995)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Lasbouygues, B., Wilson, R., Maurine, P., Azémard, N., Auvergne, D. (2004). Temperature Dependence in Low Power CMOS UDSM Process. In: Macii, E., Paliouras, V., Koufopavlou, O. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2004. Lecture Notes in Computer Science, vol 3254. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30205-6_13
Download citation
DOI: https://doi.org/10.1007/978-3-540-30205-6_13
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-23095-3
Online ISBN: 978-3-540-30205-6
eBook Packages: Springer Book Archive