Skip to main content

Efficient Scheduling for Design Exploration with Imprecise Latency and Register Constraints

  • Conference paper
Book cover Embedded and Ubiquitous Computing (EUC 2004)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 3207))

Included in the following conference series:

Abstract

In archiectural synthesis, scheduling and resource allocation are important steps. During the early stage of the design, imprecise information is unavoidable. Under the imprecise system characteristics and constraints, this paper proposes a polynomial-time scheduling algorithm which minimizes both functional units and registers while scheduling. The algorithm can be used in design exploration for exploring the tradeoff between latency and register counts and selecting a solution with satisfactory performance and cost. The experiments show that we can achieve a schedule with the same acceptable degree while saving register upto 37% compared to the traditional algorithm.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Chantrapornchai, C., Sha, E.H., Hu, X.S.: Efficient scheduling for imprecise timing based on fuzzy theory. In: Proc. Midwest Symposium on Circuits and Systems, pp. 272–275 (1998)

    Google Scholar 

  2. Chantrapornchai, C., Sha, E.H.-M., Hu, X.S.: Efficient module selections for finding highly acceptable designs based on inclusion scheduling. J. of System Architecture 11(4), 1047–1071 (2000)

    Article  Google Scholar 

  3. Chantrapornchai, C., Sha, E.H.-M., Hu, X.S.: Efficient acceptable design exploration based on module utility selection. IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems 19, 19–29 (2000)

    Article  Google Scholar 

  4. Chantrapornchai, C., Tongsima, S.: Resource estimation algorithm under impreciseness using inclusion scheduling. Intl. J. on Foundation of Computer Science, Special Issue in Scheduling 12(5), 581–598 (2001)

    Google Scholar 

  5. Dani, A., Ramanan, V., Govindarajan, R.: Register-sensitive software pipelining. In: Proceedings. of the Merged 12th International Parallel Processing and 9th International Symposium on Parallel and Distributed Systems, April 1998, pp. 194–198 (1998)

    Google Scholar 

  6. Dhodhi, M.K., Hielscher, F.H., Storer, R.H., Bhasker, J.: Datapath synthesis using a problem-space genetic algorithm. IEEE Transactions on Computer-Aided Design of integrated circuits and systems 14(8), 934–944 (1995)

    Article  Google Scholar 

  7. Eichenberger, A., Davidson, E.S.: Register allocation for predicated code. In: Proceeding of MICRO (1995)

    Google Scholar 

  8. Chen, F., Tongsima, S., Sha, E.H.: Loop scheduling algorithm for timing and memory operation minimization with register constraint. In: Proc. SiP 1998 (1998)

    Google Scholar 

  9. Gupta, K.: Introduction to fuzzy arithmetics. Van Nostrand, New York (1985)

    Google Scholar 

  10. Lee, J., Tiao, A., Yen, J.: A fuzzy rule-based approach to real-time scheduling. In: Proc. Intl. Conf. FUZZ 1994, vol. 2 (1994)

    Google Scholar 

  11. Soma, H., Hori, M., Sogou, T.: Schedule optimization using fuzzy inference. In: Proc. FUZZ 1995, pp. 1171–1176 (1995)

    Google Scholar 

  12. Zadeh, L.A.: The concept of a linguistic variable and its application to approximate reasoning, Part I. Information Science 8, 199–249 (1975)

    Article  MathSciNet  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Chantrapornchai, C., Surakumpolthorn, W., Sha, E. (2004). Efficient Scheduling for Design Exploration with Imprecise Latency and Register Constraints. In: Yang, L.T., Guo, M., Gao, G.R., Jha, N.K. (eds) Embedded and Ubiquitous Computing. EUC 2004. Lecture Notes in Computer Science, vol 3207. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30121-9_25

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-30121-9_25

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-22906-3

  • Online ISBN: 978-3-540-30121-9

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics