Abstract
Tradeoff exploration can be found in several different areas of embedded system design. One example is task scheduling, where different task mapping and ordering choices for a target platform will lead to different performance/cost tradeoffs, which can be represented in a so-called Pareto curve. Though many scheduling algorithms have been suggested, on-line or off-line, few have been really implemented on a real platform, especially on an embedded multi-processor one. We have implemented a middleware layer to handle that problem and we have integrated a hierarchical task scheduler into it. It is compatible with most current RTOS implementations as long as they have a well defined API for task activation and synchronization. A simple DCT example demonstrates that the extra overhead is acceptable low. With a real-life test case from H.263, we demonstrate how big an impact our approach can cause. The deadline miss rate is dramatically reduced since we map and order the tasks at run-time. When voltage scaling is considered, we can save 10% more energy compared to the state-of-the-art solution. Moreover, this integration enables a novel design methodology flow, which allows further design space exploration and optimization at run time.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Azevedo, A., et al.: Profile-based dynamic voltage scheduling using program checkpoints. In: DATE, pp. 168–175 (2002)
Chandrakasan, P., Brodersen, R.W.: Minimizing Power Consumption in Digital CMOS Circuits. Proc. IEEE 83(4), 498–523 (1995)
Chung, E.-Y., Benini, L., De Micheli, G.: Contents Provider-Assisted Dynamic Voltage Scaling for Low Energy Multimedia Applications. In: ISLPED, pp. 42– 47 (2002)
Givargis, T., Vahid, F., Henkel, J.: System-level Exploration for Pareto-optimal Configurations in Parameterized System-on-a-Chip. IEEE Trans. VLSI Syst. 10(4), 579–592 (2002)
Heo, S., Barr, K., Asanovic, K.: Reducing Power Density through Activity Migration. In: ISLPED, pp. 217–222 (2003)
Jha, N.K.: Low Power System Scheduling and Synthesis. In: ICCAD, pp. 259–263 (2001)
Kumar, R., Farkas, K.I., Jouppi, N.P., Ranganathan, P., Tullsen, D.M.: Single- ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction. In: MICRO (2003)
Lee, S., Sakurai, T.: Run-Time Voltage Hopping for Low-Power Real-Time Systems. In: DAC, pp. 806–809 (2000)
Liu, C.L., Layland, J.W.: Scheduling Algorithms for Multiprogramming in a Hard Real-Time Environment. J. ACM 20(1), 46–61 (1973)
MediaBench, http://cares.icsl.ucla.edu/MediaBench
Pouwelse, J., Langendoen, K., Sips, H.: Energy Priority Scheduling for Variable Voltage Processors. In: ISLPED, pp. 28–33 (2001)
Qu, G., Potkonjak, M.: Energy Minimization with Guaranteed Quality of Service. In: ISLPED, pp. 43–48 (2000)
Ramamritham, K., Stankovic, J.A.: Scheduling Algorithms and Operation Systems Support for Real-Time Systems. Proc. IEEE 82(1), 55–67 (1994)
Shin, D., Kim, J., Lee, S.: Low-Energy Intra-Task Voltage Scheduling Using Static Timing Analysis. In: DAC, pp. 438–443 (2001)
Shin, Y., Choi, K.: Power Conscious Fixed Priority Scheduling for Hard Real-Time Systems. In: DAC, pp. 134–139 (1999)
Tanenbaum, S.: Distributed Operating Systems. Prentice-Hall Inc., Englewood Cliffs (1995)
Windver. VSPWorks, www.windriver.com/products/vspworks/index.html
Yang, P., Catthoor, F.: Pareto-Optimization-Based Run-Time Task Scheduling for Embedded Systems. In: ISSS+CODES, pp. 120–125 (2003)
Yang, P., Marchal, P., Wong, C., Himpe, S., Catthoor, F., David, P., Vounckx, J., Lauwereins, R.: Managing Dynamic Concurrent Tasks in Embedded Real-Time Multimedia Systems. In: ISSS, pp. 112–119 (2002)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Yang, P., Catthoor, F. (2004). Dynamic Mapping and Ordering Tasks of Embedded Real-Time Systems on Multiprocessor Platforms. In: Schepers, H. (eds) Software and Compilers for Embedded Systems. SCOPES 2004. Lecture Notes in Computer Science, vol 3199. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30113-4_13
Download citation
DOI: https://doi.org/10.1007/978-3-540-30113-4_13
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-23035-9
Online ISBN: 978-3-540-30113-4
eBook Packages: Springer Book Archive