Abstract
Soft error conscious cache design is a necessity for reliable computing. ECC or parity-based integrity checking techniques in use today either compromise performance for reliability or vice versa. The recently-proposed ICR (In-Cache Replication) scheme can enhance data reliability with minimal impact on performance, however, it can only exploit a limited space for replication and thus cannot solve the conflicts between the replicas and the primary data without compromising either performance or reliability. This paper proposes to add a small cache, called replica victim cache, to solve this dilemma effectively. Our experimental results show that a replica victim cache of 4 entries can increase reliability of L1 data caches 21.7% more than ICR without impacting performance, and the area overhead is within 10%.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Sweazey, P.: SRAM organization, control, and speed, and their effect on cache memory design. In: Midcon 1987, pp. 434-437 (September 1987)
Imai, H.: Essentials of error-control coding techniques. Academic Press, San Diego (1990)
Chen, C.L., Hsiao, M.Y.: Error-correcting codes for semiconductor memory applications: a state of the art review. In: Reliable Computer Systems - Design and Evaluation, 2nd edn., pp. 771–786. Digital Press (1992)
Karlsson, J., Ledan, P., Dahlgren, P., Johansson, R.: Using heavy-ion radiation to validate fault handling mechanisms. IEEE Micro 14(1), 8–23 (1994)
Kim, S., Somani, A.: Area efficient architectures for information integrity checking in cache memories. ISCA, pp. 246–256 (May 1999)
Sosnowski, J.: Transient fault tolerance in digital systems. IEEE Micro 14(1), 24–35 (1994)
Zhang, W., Gurumurthi, S., kandemir, M., Sivasubramaniam, A.: ICR: in-cache replication for enhancing data cache reliability. DSN (2003)
Kaxiras, S., Hu, Z., Martonosi, M.: Cache decay: exploiting generational behaviour to reduce cache leakage power. ISCA (June 2001)
Shivakumar, P., Kistler, M., Keckler, S., Burger, D., Alvisi, L.: Modeling the effect of technology trends on soft error rate of combinational logic. DSN (June 2002)
Jouppi, N.P.: Improving direct-mapped cache performance by the audition of a small fully-associative cache and prefetch buffers. ISCA (1990)
Hamada, M., Fujiwara, E.: A class of error control codes for byte organized memory system-SbEC-(Sb+S)ED codes. IEEE Trans. on Computers 46(1), 105–110 (1997)
Park, S., Bose, B.: Burst asymmetric/unidirectional error correcting/detecting codes. FTC (June 1990)
Understanding Soft and Firm Errors in Semiconductor Devices. Actel Whitepaper (2002)
Wilton, S., Jouppi, N.: CACTI: An enhanced cache access and cycle time model. IEEE Journal of Solid-State Circuits 31(5), 677–688 (1996)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Zhang, W. (2004). Replica Victim Caching to Improve Reliability of In-Cache Replication. In: Yew, PC., Xue, J. (eds) Advances in Computer Systems Architecture. ACSAC 2004. Lecture Notes in Computer Science, vol 3189. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30102-8_2
Download citation
DOI: https://doi.org/10.1007/978-3-540-30102-8_2
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-23003-8
Online ISBN: 978-3-540-30102-8
eBook Packages: Springer Book Archive