Skip to main content

TengYue-1: A High Performance Embedded SoC

  • Conference paper
  • 360 Accesses

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 3189))

Abstract

TengYue-1 is a microprocessor subsystem for embedded applications. Its heart is a 32-bit RISC microprocessor based on an instruction set architecture (ISA) designed by us. Through a WISHBONE compatible on-chip bus, the microprocessor, a universal memory controller, a LCD controller and other peripheral I/Os formed the SOC. TengYue-1 has been implemented and verified in SMIC 0.18um CMOS technology, and the maximum clock frequency is 300MHz@1.8V. This paper presents the design and implementation of TengYue-1. We used 9 ARM benchmarks to evaluate the performance of the microprocessor and the results showed that it met our goal. We also found a simple solution to the memory access conflict problem caused by the microprocessor core and the LCD controller.

TengYue: In Chinese means jump over.

This work was sponsored by High-Tech Research and Development Program of China 863 (No. 2002AA1Z1080); NSFC (No.60173040)

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Patterson, D.A., Hennessy, J.L.: Computer Architecture: A Quantitative Approach, 2nd edn. Morgan Kaufman Publishers, San Francisco (1996)

    MATH  Google Scholar 

  2. Furber, S.B.: ARM System-on-chip Architecture. Addison-Wesley Longman, Amsterdam (2000) ISBN: 0-201-67519-6

    Google Scholar 

  3. ARM Inc. ARM Architecture Reference Manual [Z]. ARM DDI 0100D, Write Paper (2000 )

    Google Scholar 

  4. Clifford, E.: Cummings, Synthesis and Scripting Techniques for designing Multi-Asynchronous Clock Designs. In: SNUG 2002, 2 (2001)

    Google Scholar 

  5. Grossman, J.P.: A Systolic Array for Implementing LRU Replacement, Project Aries Technical Memo

    Google Scholar 

  6. Micron Technology, Synchronous DRAM Datasheet

    Google Scholar 

  7. NEC, TFT COLOR LCD MODULE datasheet

    Google Scholar 

  8. Crain, R.C.: SIMULATION WITH GPSS/H. In: Proceedings of the 1998 Winter Simulation Conference (1998)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Wang, L., Lu, Hy., Dai, K., Wang, Zy. (2004). TengYue-1: A High Performance Embedded SoC. In: Yew, PC., Xue, J. (eds) Advances in Computer Systems Architecture. ACSAC 2004. Lecture Notes in Computer Science, vol 3189. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30102-8_11

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-30102-8_11

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-23003-8

  • Online ISBN: 978-3-540-30102-8

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics