Advertisement

CPU Packing for Multiprocessor Power Reduction

  • Soraya Ghiasi
  • Wes Felter
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3164)

Abstract

Power and cooling considerations have moved to the forefront of modern system design. The restrictions placed upon systems by power and cooling requirements have focused much research on a variety of techniques to reduce maximum power and leakage. Simultaneously, efforts are being made to adapt microarchitectural features to the current needs of an application. We focus instead on adapting large scale resources to the current needs of a server farm.

We study the efficacy of powering on and off CPUs in symmetric multiprocessors (SMP). We develop a number of different predictive and reactive techniques for identifying when cores should have their state altered. We present results for these policies and find a hybrid policy presents a reasonable balance between the time necessary to predict future needs and the accuracy of these predictions. It maintains 97% of the original system performance while reducing the energy per web interaction by 25%.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Felter, W., Keller, T., Kistler, M., Lefurgy, C., Rajamani, K., Rawson, F.L., Hensbergen, E.V.: Energy management for commercial servers. IEEE Computer (2003)Google Scholar
  2. 2.
    Weiser, M., Welch, B., Demers, A., Shenker, S.: Scheduling for reduced CPU energy. In: Proceedings of the First Symposium on Operating Systems Design and Implementation (OSDI), pp. 13–23 (1994)Google Scholar
  3. 3.
    Govil, K., Chan, E., Wassermann, H.: Comparing algorithms for dynamic speed-setting of a low-power CPU. In: Proceedings of the 1st Conference on Mobile Computing and Networking MOBICOM 1995 (1995)Google Scholar
  4. 4.
    Pering, T., Burd, T., Brodersen, R.: The Simulation of Dynamic Voltage Scaling Algorithms. In: IEEE Symposium on Low Power Electronics (1998)Google Scholar
  5. 5.
    Pering, T., Burd, T., Brodersen, R.: Voltage scheduling in the lpARM microprocessor system. In: Proceedings of the International Symposium on Low-Power Electronics and Design ISLPED 2000 (2000)Google Scholar
  6. 6.
    Grunwald, D., Levis, P., Farkas, K.I., Morrey III, C.B., Neufeld, M.: Policies for dynamic clock scheduling. In: Operating Systems Design and Implementations (2000)Google Scholar
  7. 7.
    Flautner, K., Reinhardt, S., Mudge, T.: Automatic performance-setting for dynamic voltage scaling. In: Proceedings of the 7th Conference on Mobile Computing and Networking MOBICOM 2001 (2001)Google Scholar
  8. 8.
    Bohrer, P., Elnozahy, E., Keller, T., Kistler, M., Lefurgy, C., Rajamony, R.: The case for power management in web servers. In: Graybill, R., Melhem, R. (eds.) Power-Aware Computing. Kluwer/Plenum series in Computer Science (2002)Google Scholar
  9. 9.
    Elnozahy, E.M., Kistler, M., Rajamony, R.: Energy-efficient server clusters. In: Proceedings of the Second Workshop on Power Aware Computing Systems (held in conjunction with HPCA 2002) (2002)Google Scholar
  10. 10.
    Rajamani, K., Lefurgy, C.: Request-distribution schemes for saving energy in server clusters. In: IEEE International Symposium on Performance Analysis of Systems and Software (2003)Google Scholar
  11. 11.
    Council, T.P.P. (2003), http://www.tpc.org/tpcw
  12. 12.
    Council, T.P.P.: TPC Benchmark W (Web Commerce) Specification Version 1.8 (2002), http://www.tpc.org/tpcw
  13. 13.
    Fleming, M., Mwaikambo, Z., Sarma, D., Russell, R.: Linux CPU Hotplug patch (2002), http://www.kernel.org/pub/linux/kernel/people/rusty/

Copyright information

© Springer-Verlag Berlin Heidelberg 2005

Authors and Affiliations

  • Soraya Ghiasi
    • 1
  • Wes Felter
    • 2
  1. 1.University of ColoradoUSA
  2. 2.IBM Austin Research LaboratoryUSA

Personalised recommendations