CoDeL: Automatically Synthesizing Network Interface Controllers

  • Radhakrishnan Sivakumar
  • Vassilios V. Dimakopulos
  • Nikitas J. Dimopoulos
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3133)


In this work we present CoDeL (Controller Description Language), a framework for rapidly prototyping policy specific controllers for routers in interconnection networks. Routing controllers are specified in a high level description and then synthesized automatically.

CoDeL is a general purpose hardware description language for designing sequential machines at the algorithmic level. It is similar to C, and includes a rich library of I/O protocols that simplifies system integration.


Input Port Destination Address Combinational Circuit Hardware Description Language Control Path 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Aho, A.V., Ullman, J.D.: Principles of compiler design. Addison- Wesley, Reading (1977)Google Scholar
  2. 2.
    BONeS 3.6 User’s Guide, vol. 1, AltaGroup, CA (1997)Google Scholar
  3. 3.
    Chow, E., Madan, H., Peterson, J.: A Real-Time Adaptive Message Routing Network for the Hypercube Computer. In: Proceedings of the Real-Time Systems Symposium, San Jose CA, pp. 88–96 (1987)Google Scholar
  4. 4.
    Dally, W.J., Seitz, C.L.: Deadlock-Free Message Routing in Multiprocessor Interconnection Networks. IEEE Trans. Comput. . C-36(5), 547–553 (1987)zbMATHCrossRefGoogle Scholar
  5. 5.
    Dally, W.J., Fiske, J.A.S., Keen, J.S., Lethin, R.A., Noakes, M.D., Nuth, P.R., Davison, R.E., Fyler, G.: The Message-Driven Processor: A Multicomputer Processing Node with Efficient Mechanisms. IEEE Micro, 23–40 (April 1992)Google Scholar
  6. 6.
    Dimopoulos, N.J., Sivakumar, R.: Deadlock preventing routing in hypercycles. Can. J. Elect. Comput. Eng. 19(4), 193–199 (1994)Google Scholar
  7. 7.
    Dimopoulos, N.J., Sivakumar, R., Dimakopoulos, V.V.: ’A rapid prototyping environment for the specification and automatic synthesis of controllers for interconnection routers. In: 29th Annual Asilomar Conference on Signals, Systems and Computers, Pacific Grove, California, October 1995, pp. 193–198 (1995)Google Scholar
  8. 8.
    Duato, J.: A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks. IEEE Trans. Parallel and Distributed Systems 4(12), 1320–1331 (1993)CrossRefGoogle Scholar
  9. 9.
    Gajski, D.D.: Silicon Compilation. Addison-Wesley, Reading (1988)Google Scholar
  10. 10.
    IEEE Standard VHDL Language Reference Manual, IEEE Std. 1076-1987, The Institute of Electrical and Electronics Engineers, New York, NY (1988)Google Scholar
  11. 11.
    iPSC User’s Guide, No. 17455-3, Intel Corp., Portland, OR (1985)Google Scholar
  12. 12.
    Konstandinidou, S., Snyder, L.: The Chaos Router. IEEE Trans. Computers 43(12), 1386–1397 (1994)CrossRefGoogle Scholar
  13. 13.
    Martin, A.: PARLE 1992. LNCS, vol. 605. Springer, Heidelberg (1992)Google Scholar
  14. 14.
    Overview of the Ptolemy Project Technical Memorandum UCB/ERL M01/11, University of California at Berkeley, CA (March 2001)Google Scholar
  15. 15.
    Pakin, S., Lauria, M., Chien, A.: High Performance Messaging on Workstation: Illinois Fast Messages (FM) for Myrinet. In: Proceedings, Supercomputing 1995 (November 1995)Google Scholar
  16. 16.
    Seitz, C.L.: The cosmic cube. CACM 28, 22–33 (1989)Google Scholar
  17. 17.
    Shiva, S.G.: Automatic Hardware Synthesis. Proc. IEEE 71(1) (1983)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2004

Authors and Affiliations

  • Radhakrishnan Sivakumar
    • 1
  • Vassilios V. Dimakopulos
    • 2
  • Nikitas J. Dimopoulos
    • 3
  1. 1.Intel CorporationPortland
  2. 2.University of IoanninaGreece
  3. 3.University of VictoriaVictoriaCanada

Personalised recommendations