A Cost-Efficient RISC Processor Platform for Real Time Audio Applications
A platform architecture for real time audio applications based on the open source LEON RISC processor and an audio development board based on an FPGA implementation of this platform are presented. Emphasis is on audio-specific extensions of the LEON architecture. In particular, a Floating Point Unit (FPU) for the LEON CPU and a multi-standard audio interface block were implemented. Innovative aspects, as a scoreboard based superscalar scheduler for the FPU and a new flexible approach to the interface block, unifying major parts of the required logic for all relevant interface standards are described. The extended LEON architecture is running on an Altera Stratix EP1S30-5 at more than 50 MHz. This already allows to run an mp3 decoder at up to 128 kbit/s in real-time. Porting of additional decoders as mp3PRO and AAC has been started.
KeywordsLogic Element Pipeline Stage Memory Controller FPGA Implementation Float Point Unit
Unable to display preview. Download preview PDF.
- 1.ISO/IEC 11172-3 Information Technology, Coding of moving pictures and associated audio for digital storage media at up to about 1.5 Mbit/s, Audio (1993)Google Scholar
- 2.Gaisler,J.: The LEON-2 Processor User’s Manual, Version 1.0.14, Gaisler Research (March 2003), http://www.gaisler.com
- 3.SPARC International Inc., The SPARC Architecture Manual – Version 8, Revision SAV080S19308Google Scholar
- 4.IEC 60958-1/2/3, Digital audio interface Part 1-3, General / Software information delivery mode / Consumer Applications (1999)Google Scholar
- 5.Barr, K., et al.: Method and apparatus for providing a digital audio interface protocol, US Patent No. 5,297,181 (1994)Google Scholar
- 6.Intel Corporation, Audio Codec 97 Component Specification, Revision 2.3 (April 2002)Google Scholar
- 7.Limited, A.R.M.: AMBA specification, Rev. 2.0 (1999)Google Scholar
- 8.Kasprzyk, M.: Floating Point Unit Digital IC Project, e00mk (January 2002), http://www.gaisler.com
- 9.Pirsch, P.: Architectures for Digital Signal Processing. John Wiley & Sons, Chichester (1998)Google Scholar