Advertisement

Scalable Instruction-Level Parallelism

  • Chris Jesshope
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3133)

Abstract

This paper presents a model for instruction-level distributed computing that allows the implementation of scalable chip multiprocessors. Based on explicit microthreading it serves as a replacement for out-of-order instruction issue; it defines the model and explores implementations issues. The model results in a fully distributed implementation in which data is distributed to one register file per processor, which is scalable as the number of ports in each register file is constant. The only component with less than ideal scaling properties is the the switching network between processors.

Keywords

Switching Network Dependency Distance Instruction Issue Main Thread Issue Width 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Peterson, R.P., et al.: Design of an 8-wide superscalar RISC microprocessor with simultaneous multithreading, ISSC Digest and Visuals Supplement (2002)Google Scholar
  2. 2.
    Burns, J., Gaudiot, J.: Area and system clock effects on SMT/CMP processors. In: Intl. Conf. on Parallel Architectures (PACT 2001), pp. 211–221. IEEE, Los Alamitos (2001)CrossRefGoogle Scholar
  3. 3.
    Par, I., Powell, M., Vijaykumar, T.: Reducing register ports for higher speed and lower energy. In: Proc. 35th annual ACM/IEEE international symposium on Microarchitecture, pp. 171–182. ACM, New York (2002) ISBN ISSN:1072-4451 , 0-7695-1859-1Google Scholar
  4. 4.
    Bolychevsky, A., Jesshope, C.R., Muchnick, V.B.: Dynamic scheduling in RISC architectures. IEE Trans. Computers and Digital Techniques 143, 309–317 (1996)CrossRefGoogle Scholar
  5. 5.
    Jesshope, C.R.: Multithreaded microprocessors evolution or revolution. In: Omondi, A.R., Sedukhin, S.G. (eds.) ACSAC 2003. LNCS, vol. 2823, Springer, Heidelberg (2003)CrossRefGoogle Scholar
  6. 6.
    Gwennap, L. (1997) DanSoft develops VLIWdesign. Microproc. Report, 11, 2, February 17 (1822)Google Scholar
  7. 7.
    Solihin, Y., Lee, J., Torrellas, J.: Correlation Prefetching with a User-Level Memory Thread. IEEE Trans. on Parallel and Distributed Systems 14(6) (2003)Google Scholar
  8. 8.
    Zilles, C., Sohi, G.: Execution-based prediction using speculative slices. In: Proc. Intl. Symposium on Computer Architecture (2001)Google Scholar
  9. 9.
    Burger, D., Goodman, J.R.: Billion-transistor architectures: there and back again. IEEE Computer 37(3), 22–28 (2004)Google Scholar
  10. 10.
    Jesshope, C.R.: Microthreading, a model for distributed instruction-level concurrency, submitted to Parallel Processing Letters, (2004), on-line at http://www2.dcs.hull.ac.uk/people/csscrj/papers.html
  11. 11.
    Lines, A.: Asynchronous interconnect for synchronous SoC design. IEEE Micro 24(1), 32–41 (2004)CrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2004

Authors and Affiliations

  • Chris Jesshope
    • 1
  1. 1.Department of Computer ScienceUniversity of AmsterdamAmsterdamThe Netherlands

Personalised recommendations