Abstract
This paper presents a novel micro-architecture for high-performance and low-power DSPs. The underlying Synchronous Transfer Architecture (STA) fills the gap between SIMD-DSPs and coarse-grain reconfigurable hardware. STA processors are modeled using a common machine description suitable for both compiler and core generator. The core generator is able to generate models in Lisa, System-C, and VHDL. A special emphasis is placed on the good synthesis of the generated VHDL model.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Aho, V., Sethi, R., Ullman, J.D.: Compilers. Principles, Techniques, and Tools. Addison-Wesley, Reading (1985)
Benoit, P., Sassatelli, T., Demigny, R., Cambon: Metrics for digital signal processing architectures characterization: Remancence and scalability. In: Proc. of Third International Workshop on Systems, Architectures, Modeling, and Simulation (SAMOS 2003), Samos, Greece, July 2003, pp. 102–107 (2003)
Cichon, G.: MOUSE online core generator, http://www.radionetworkprocessor.com/gencore.php
Corporaal, H.: Microprocessor Architecture from VLIW to TTA. John Wiley & Sons, Chichester (1997)
Hennessy, J., Patterson, D.: Computer Architecture, a Quantitative Approach. Morgan Kaufmann Publishers, Inc, San Francisco (1996)
Lunde, A.: Empirical evaluation of some features of instruction set processor architectures. Commun. ACM 20(3), 143–153 (1977)
Muchnik, S.: Advanced compiler design and Implementation. Morgan Kaufmann, San Francisco (1997)
Patterson, D.A.: Reduced instruction set computers. Commun. ACM 28(1), 8–21 (1985)
Santhanam, S.: StrongArm 110: A 160MHz 32b 0.5W CMOS ARM processor. In: Proceedings for HotChips VIII (August 1996)
Seidel, H., Matúš, E., Cichon, G., Robelly, P., Bronzel, M., Fettweis, G.: An automatically generated core-based implementation of an OFDM communication system. In: Proc. of Fourth International Workshop on Systems, Architectures, Modeling, and Simulation (SAMOS 2004), Samos, Greece (July 2004)
Truong, L.: The VelociTITM architecture of the TMS320C6xxx. In: HotChips IX Symposium (August 1997)
Wang, E., Killian, D.: Maydan, and C. Rowen. Hardware/software instruction set configurability for system-on-chip processors. In: Proc. DAC 2001 (2001)
Weiß, M., Fettweis, G.P.: Dynamic codewidth reduction for VLIW instruction set architectures in digital signal processors. In: 3rd. Int. Workshop in Signal and Image Processing (IWSIP 1996), January1996, pp. 517–520 (1996)
Zivojnovic, V.: LISA - machine description language and generic machine model for HW/SW co-design. In: IEEE Workshop on VLSI Signal Processing (1996)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Cichon, G., Robelly, P., Seidel, H., Matúš, E., Bronzel, M., Fettweis, G. (2004). Synchronous Transfer Architecture (STA). In: Pimentel, A.D., Vassiliadis, S. (eds) Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2004. Lecture Notes in Computer Science, vol 3133. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-27776-7_36
Download citation
DOI: https://doi.org/10.1007/978-3-540-27776-7_36
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-22377-1
Online ISBN: 978-3-540-27776-7
eBook Packages: Springer Book Archive