Abstract
Because mobile phones are omnipresent and equipped with displays, they are attractive platforms for rendering 3D images. However, because they are powered by batteries, a graphics accelerator for mobile phones should dissipate as little energy as possible. Since external memory accesses consume a significant amount of power, techniques that reduce the amount of external data traffic also reduce the power consumption. A technique that looks promising is tile-based rendering. This technique decomposes a scene into tiles and renders the tiles one by one. This allows the color components and z values of one tile to be stored in small, on-chip buffers, so that only the pixels visible in the final scene need to be stored in the external frame buffer. However, in a tile-based renderer each triangle may need to be sent to the graphics accelerator more than once, since it might overlap more than one tile. In this paper we measure the total amount of external data traffic produced by conventional and tile-based renderers using several representative OpenGL benchmark scenes. The results show that employing a tile size of 32 × 32 pixels generally yields the best trade-off between the amount of on-chip memory and the amount of external data traffic. In addition, the results show that overall, a tile-based architecture reduces the total amount of external data traffic by a factor of 1.96 compared to a traditional architecture.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
ARM Ltd.: ARM 3D Graphics Solutions.(2002) Available at http://www.arm.com
Catthoor, F., Franssen, F., Wuytack, S., Nachtergaele, L., Man, H.D.: Global Communication and Memory Optimizing Transformations for Low-Power Signal Processing Systems. In: Proc. VLSI Signal Processing Workshop (1994)
Fromm, R., Perissakis, S., Cardwell, N., Kozyrakis, C., McGaughy, B., Patterson, D., Anderson, T., Yelick, K.: The Energy Efficiency of IRAM Architectures. In: Proc. 24th Annual Int. Symp. on Computer Architecture, pp. 327–337. ACM Press, New York (1997)
Fuchs, H., Poulton, J., Eyles, J., Greer, T., Goldfeather, J., Ellsworth, D., Molnar, S.: Pixel-Planes 5: A Heterogeneous Multiprocessor Graphics System Using Processor-Enhanced Memories. Computer Graphics 23(3), 79–88 (1989)
Molnar, S., Cox, M., Ellsworth, D., Fuchs, H.: A Sorting Classification of Parallel Rendering. IEEE Comput. Graph. Appl. 14, 23–32 (1994)
Humphreys, G., Houston, M., Ng, R., Frank, R., Ahern, S., Kirchner, P.D., Klosowski, J.T.: Chromium: A Stream Processing Framework for Interactive Rendering on Clusters. In: Proc. 29 thAnnual Conf. on Computer Graphics and Interactive Techniques (SIGGRAPH 2002), pp. 693–702 (2002)
Mueller, C.: The Sort-First Rendering Architecture for High-Performance Graphics. In: Proc. Symp. on Interactive 3D Graphics, pp. 75–84. ACM Press, New York (1995)
Chen, M., Stoll, G., Igehy, H., Proudfoot, K., Hanrahan, P.: Simple Models of the Impact of Overlap in Bucket Rendering. In: Proc. ACM SIGGRAPH/Eurographics Workshop on Graphics Hardware, Lisbon, Portugal, pp. 105–112. ACM Press, New York (1998)
PowerVR: 3D Graphical Processing (Tile Based Rendering - The Future of 3D), White Paper. (2000), http://www.beyond3d.com/reviews/videologic/vivid/PowerVRWhitePaper.pdf
Hsieh, E., Pentkovski, V., Piazza, T.: ZR: A 3D API Transparent Technology for Chunk Rendering. In: Proc. 34th ACM/IEEE Int. Symp. on Microarchitecture MICRO-34 (2001)
Cox, M., Bhandari, N.: Architectural Implications of Hardware-Accelerated Bucket Rendering on the PC. In: Proc. 1997 SIGGRAPH/Eurographics Workshop on Graphics Hardware, pp. 25–34. ACM Press, New York (1997)
Antochi, I., Juurlink, B., Cilio, A., Liuha, P.: Trading Efficiency for Energy in a Texture Cache Architecture. In: Proc. 4th Int. Conf. on Massively Parallel Computing Systems, MPCS 2002 (2002)
Beers, A.C., Agrawala, M., Chaddha, N.: Rendering from Compressed Textures. In: Proc. 23rd Annual Conf. on Computer Graphics and Interactive Techniques, pp. 373–378. ACM Press, New York (1996)
Fenney, S.: Texture Compression Using Low-Frequency Signal Modulation. In: Proc. ACM SIGGRAPH/Eurographics Conf. on Graphics Hardware, Eurographics Association, pp.84–91 (2003)
Akenine-Möller, T., Ström, J.: Graphics for the Masses: A Hardware Rasterization Architecture for Mobile Phones. ACM Trans. Graph. 22, 801–808 (2003)
Antochi, I., Juurlink, B., Vassiliadis, S., Liuha, P.: GraalBench: A 3D Graphics Benchmark Suite for Mobile Phones. In: Proc. ACM SIGPLAN/SIGBED Conf. on Languages, Compilers, and Tools for Embedded Systems (LCTES) (2004) (to appear)
Hakura, Z.S., Gupta, A.: The Design and Analysis of a Cache Architecture for Texture Mapping. In: Proc. 24th Annual Int. Symp. on Computer Architecture (1997)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Antochi, I., Juurlink, B., Vassiliadis, S., Liuha, P. (2004). Memory Bandwidth Requirements of Tile-Based Rendering. In: Pimentel, A.D., Vassiliadis, S. (eds) Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2004. Lecture Notes in Computer Science, vol 3133. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-27776-7_34
Download citation
DOI: https://doi.org/10.1007/978-3-540-27776-7_34
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-22377-1
Online ISBN: 978-3-540-27776-7
eBook Packages: Springer Book Archive