Advertisement

RAMPASS: Reconfigurable and Advanced Multi-processing Architecture for Future Silicon Systems

  • Stéphane Chevobbe
  • Nicolas Ventroux
  • Frédéric Blanc
  • Thierry Collette
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3133)

Abstract

Reconfigurable devices are used to map different kinds of applications that exploit virtual hardware concepts. A more efficient utilization of such circuits is to adapt application at the run-time. During the process of an application, computing methods can change. Therefore, the next generation of reconfigurable architectures should provide many computing methods such as MIMD, SIMD, VLIW or multi-threading.

Any application is composed of two parts: a control part for operation scheduling and a computation part required for operators. Existing reconfigurable architectures use the same structure to implement these two parts. The solution presented in this paper is based on two reconfigurable resources. The first is suitable for control processes and the second for computation purposes.

Keywords

State Graph External Memory Control Part Cache Memory Instruction Memory 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Nakada, H., Oguri, K., Imlig, N., Inamori, M., Konishi, R., Ito, H., Nagami et, K., Shiozawa, T.: Plastic Cell Architecture: A Dynamically Reconfigurable Hardware-based Computer. In: IPDPS 1999 (April 1999)Google Scholar
  2. 2.
    Compton, K., Hauck, S.: Reconfigurable Computing: A Survey of Systems and Software. ACM Computing Surveys 34(2) (June 2002)Google Scholar
  3. 3.
    Hauser, J.R., Wawrzynek, J.: Garp: A MIPS Processor with a Reconfigurable Coprocessor. In: Field-Programmable Custom Computing Machines (FCCM) (April 1997)Google Scholar
  4. 4.
    Oh, K.S., Yoon, S.Y., Chae, S.I.: Emulator Environement based on an FPGA Prototyping Board. Rapid System Prototyping (2000)Google Scholar
  5. 5.
    Clermidy, F., Collette, T., Nicolaidis, M.: A new placement algorithm dedicated to parallel computers: Bases and applications. In: Pacific Rim International Symposium on Dependable Computing (December 1999)Google Scholar
  6. 6.
    Ebeling, C., Cronquist, D.C., Franklin, P.: RaPiD - Reconfigurable Pipelined Datapath. Field-Programmable Logic and Applications (1996)Google Scholar
  7. 7.
    Wittig, R.D., Chow, P.: OneChip: An FPGA processor with reconfigurable logic. In: FCCM (1996)Google Scholar
  8. 8.
    Hauck, S., Fry, T.W., Hosler, M.M., Kao, J.P.: The Chimarea reconfigurable functional unit. In: FCCM (1997)Google Scholar
  9. 9.
    Li, Y., Cattahan, T., Darnel, E., Harr, R., Kurkure, U., Stockwood, J.:Hardware-sofware codesign of Design Automation Conference (June 2000)Google Scholar
  10. 10.
    Wirthlin, M.J., Hutchings, B.L.: DISC: the Dynamic Instruction Set Computer. In: FCCM (October 1995)Google Scholar
  11. 11.
  12. 12.
    Stratix familie, http://www.altera.com
  13. 13.
    Copen Goldstein, S., Schmit, H., Budiu, M., Cadambi, S., Moe, M., Taylor, R.: PipeRench: A Reconfigurable Architecture and Compiler. Computer (April 2000)Google Scholar
  14. 14.
    Mirsky, E., Dehon, A.: MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources. FCCM (April 1996)Google Scholar
  15. 15.
    The Open SystemC Initiative, http://www.systemc.org/overview.htm
  16. 16.
    Liao, S.Y.: Towards a new standard for system-level design. In International Conference on Hardware Software Codesign (2000)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2004

Authors and Affiliations

  • Stéphane Chevobbe
    • 1
  • Nicolas Ventroux
    • 1
  • Frédéric Blanc
    • 1
  • Thierry Collette
    • 1
  1. 1.CEA-List DRT/DTSI/SARC/LCEIGif/YvetteFrance

Personalised recommendations