On the (Re-)Use of IP-Components in Re-configurable Platforms
When mapping high-throughput signal processing applications onto heterogeneous platforms, parts of these applications will most likely be mapped into re-configurable components. The current trend of automating such mappings assumes that one can transform application specification to implementation specification without delving deep into details. This implies that one has to rely on the (re-)use of IP components, even when it remains unknown what the final exact specification of the implementation components will be. When it comes to 1) (re-)using of IP components, 2) porting of designs from one platform (component) to another, and 3) relying on IP components in high-level (task-level) application to (re-configurable) platform (component) mapping, the design requirements and constraints are not well defined. To find out what they should be, we have conducted two case studies around the (re-)use of IP components; one focusing on the porting issue, and one dealing with the automated task-level mapping. The goal of these case studies was to identify and resolve the problems that come with the so-called completion logic or glue logic that hinders fast and accurate IP embedding in a high-level implementation specification and description.
KeywordsResource Usage Filter Bank FPGA Implementation Automate Mapping FPGA Platform
Unable to display preview. Download preview PDF.
- 1.Crochiere, R., Rabiner, L.: Fundamental of Multirate Signal Processing. Prentice-Hall, Englewood Cliffs (1983)Google Scholar
- 2.Keating, M., Bricaud, P.: Reuse Methodology Manual, 3rd edn. Kluwer Academic Publishers, Dordrecht (2002)Google Scholar
- 4.Alliot, S.: Architecture Exploration for Large Scale Array Signal Processing Systems. PhD thesis, Leiden University, The Netherlands (December 2003)Google Scholar
- 5.Sangiovanni-Vincentelli, A.: Defining platform- based design. EEDesign of EETimes (February 2002)Google Scholar
- 6.Harris, T., et al.: Compilation from Matlab to Process Networks Realized in FPGA . Kluwer Academic Publishers, Dordrecht ( April 2002)Google Scholar
- 9.Open Core Protocol International Partnership, http://www.ocpip.org/about/ocp
- 12.Givaris, T., Vahid, F., Henkel, J.: System-Level Exploration for Pareto-optimal Configurations in Parameterized SoC.In: Proc. IEEE/ACM ICCCAD (November 2001)Google Scholar
- 13.VSI, Virtual Socket Interface Alliance, http://www.vsi.org
- 14.OMG: Object Management Group, http://www.omg.org
- 15.CSYDIC-Telecom, System Design Industrial Council of European Telecom Industries, http://sydic.vitamib.com
- 16.Doucet, F., Gupta, R.: Microelectronic SoC Modeling using Objects and their Relationships. In:1st Online Symposium for Electrical Engineers (May 2003)Google Scholar
- 17.Kienhuis, B., Rypkema, E., Deprettere, E.: Compaan: Deriving Process Networks form Matlab for Embedded Signal Processing Architectures. In: Proc. Of the 8th International workshop on the Hardware/Software Codesign (CODES) (May 2000)Google Scholar