Advertisement

High-Level Energy Estimation for ARM-Based SOCs

  • Dan Crisu
  • Sorin Dan Cotofana
  • Stamatis Vassiliadis
  • Petri Liuha
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3133)

Abstract

In recent years, power consumption has become a critical concern for many VLSI systems. Whereas several case studies demonstrate that technology-, layout-, and gate-level techniques offer power savings of a factor of two or less, architecture and system-level optimization can often result in orders of magnitude lower power consumption. Therefore, the energy-efficient design of portable, battery-powered systems demands an early assessment, i.e., at the algorithmic and architectural levels, of the power consumption of the applications they target. Addressing this issue, we developed an energy-aware architectural design exploration and analysis tool for ARM based system-on-chip designs. The tool integrates the behavior and energy models of several user-defined, custom processing units as an extension to the cycle-accurate instruction-level simulator for the ARM low-power processor family, called the ARMulator. The models we implemented take into account the particular class, e.g., datapath, memory, control, or interconnect, as well as the architectural complexity of the hardware unit involved and the signal activity triggered by the specific algorithm executed on the ARM processor. Our tool can estimate at the architectural level of detail the overall energy consumption or can report the energy breakdown among different units. Preliminary experiments indicated that the estimation accuracy is within 25% of what can be accomplished after a circuit-level simulation on the laid-out chip.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Landman, P.: High-Level Power Estimation. In: International Symposium on Low Power Electronics and Design, Monterey CA, pp. 29–35 (1996)Google Scholar
  2. 2.
    Micheli, G.D.: Synthesis and Optimization of Digital Circuits. McGraw-Hill, New York (1994)Google Scholar
  3. 3.
    Burger, D., Austin, T.M.: The SimpleScalar Tool Set, Version 2.0. Technical Report Nr. 1342, University of Wisconsin-Madison Computer Sciences Department (1997)Google Scholar
  4. 4.
    Vijaykrishnan, N., Kandemir, M., Irwin, M.J., KIM, H.S., Ye, W.: Energy-Driven Integrated Hardware-Software Optimizations Using SimplePower. In: ISCA 2000 (2000) Google Scholar
  5. 5.
    Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. In: Proceedings of the 27th International Symposium on Computer Architecture, Vancouver, BC, pp. 83–94 (2000)Google Scholar
  6. 6.
    Tiwari, V., Malik, S., Wolfe, A., Lee, M.: Instruction Level Power Analysis and Optimization of Software. Journal of VLSI Signal Processing Systems 13, 223–238 (1996)CrossRefGoogle Scholar
  7. 7.
    Tiwari, V., Malik, S., Wolfe, A.: Power analysis of embedded software: A first step toward software power minimization. IEEE Transactions on VLSI Systems 2, 437–445 (1994)CrossRefGoogle Scholar
  8. 8.
    Li, Y., Henkel, J.: A Framework for Estimating and Minimizing Energy Dissipation of Embedded HW/SW Systems. In: Proceedings of Design Automation Conference , pp.188– 193(1998) Google Scholar
  9. 9.
    Kapoor, B.: Low Power Memory Architectures for Video Applications. In: Proceedings of 8th Great Lakes Symposium on VLSI ,pp.2–7(1998) Google Scholar
  10. 10.
    ARM Limited: ARM Developer Suite version 1.1. (1999)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2004

Authors and Affiliations

  • Dan Crisu
    • 1
  • Sorin Dan Cotofana
    • 1
  • Stamatis Vassiliadis
    • 1
  • Petri Liuha
    • 2
  1. 1.Computer Engineering Laboratory, Electrical Engineering, Mathematics and Computer Science FacultyDelft University of TechnologyDelftThe Netherlands
  2. 2.Nokia Research CenterTampereFinland

Personalised recommendations