Abstract
SoCs became reality: an increasing number of products powered by this type of circuits hits the market. Reduced power consumption, increased performance are some of the usually stated benefits. Besides approaches aiming at enabling system level exploration for multiple million gates designs, like the SystemC initiative, choosing the right IP core, or the right set of parameters among those available is not straightforward. In this article we first present a generic model for digital signal processing architectures. Several metrics, later referred as Remanence and Operative Density are presented in this paper. The methodology is illustrated through a case study.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Mangione-Smith, W.H., et al.: Seeking Solutions in Configurable Computing. IEEE Computer, 38–43 (December 1997)
Hartenstein, R., Grünbacher, H.: FPL 2000. LNCS, vol. 1896. Springer, Heidelberg (2000)
DeHon, A.: Comparing Computing Machines. In: Proc. SPIE Configurable Computing: Technology and Applications, November 2-3, vol. 3526 (1998)
Sassatelli, G., et al.: Highly Scalable Dynamically Reconfigurable Systolic Ring- Architecture for DSP applications. In: IEEE Design Automation and Test in Europe (DATE 2002), Paris, France, mars 2002, pp. 553–557 (2002)
Sassatelli, G.: Architectures reconfigurables dynamiquement pour les systèmes sur puce., Ph.D. thesis, Université Montpellier II, France (April 2002)
Demigny, D., et al.: La rémanence des architectures reconfigurables, un critère significatif des architectures. In: proc. of JFAAA, Monastir, Tunisie, décembre 2002, pp. 49–52 (2002)
Xilinx: the Programmable Logic Data Book (2002)
Demigny, D., et al.: Architecture à reconfiguration dynamique pour le traitement temps réel des images. Techniques et Science de l’Information Numéro Spécial Architectures Reconfigurables 18(10), 1087–1112 (1999)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Benoit, P., Sassatelli, G., Torres, L., Demigny, D., Robert, M., Cambon, G. (2004). Metrics for Digital Signal Processing Architectures Characterization: Remanence and Scalability. In: Pimentel, A.D., Vassiliadis, S. (eds) Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2004. Lecture Notes in Computer Science, vol 3133. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-27776-7_14
Download citation
DOI: https://doi.org/10.1007/978-3-540-27776-7_14
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-22377-1
Online ISBN: 978-3-540-27776-7
eBook Packages: Springer Book Archive