Advertisement

The Molen Programming Paradigm

  • Stamatis Vassiliadis
  • Georgi Gaydadjiev
  • Koen Bertels
  • Elena Moscu Panainte
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3133)

Abstract

In this paper we present the Molen programming paradigm, which is a sequential consistency paradigm for programming Custom Computing Machines (CCM). The programming paradigm allows for modularity and provides mechanisms for explicit parallel execution. Furthermore it requires only few instructions to be added in an architectural instruction set while allowing an almost arbitrary number of op-codes per user to be used in a CCM. A number of programming examples and discussion is provided in order to clarify the operation, sequence control and parallelism of the proposed programming paradigm.

Keywords

Parallel Execution Programming Paradigm Design Space Exploration Control Store Void Main 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Vassiliadis, S., Wong, S., Cotofana, S.: The MOLEN ρμ-Coded Processor. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol. 2147, pp. 275–285. Springer, Heidelberg (2001)CrossRefGoogle Scholar
  2. 2.
    Hauck, S., Fry, T.W., Hosler, M.M., Kao, J.P.: The Chimaera Reconfigurable Functional Unit. In: Proc. IEEE Symp. on Field-Programmable Custom Computing Machines, Napa, California, pp. 87–96 (1997)Google Scholar
  3. 3.
    Rosa, L., Lavagno, L., Passerone, C.: Hardware/Software Design Space Exploration for a Reconfigurable Processor. In: Proc. of the DATE 2003, pp. 570–575 (2003)Google Scholar
  4. 4.
    Gokhale, M., Stone, J.: Napa C: Compiling for a Hybrid RISC/FPGA Architecture. In: Proc. IEEE Symp. on Field-Programmable Custom Computing Machines, Napa, California, April 1998, pp. 126–137 (1998)Google Scholar
  5. 5.
    Campi, F., Canegallo, R., Guerrieri, R.: IP-Reusable 32-Bit VLIW Risc Core. In: Proc. of the 27th European Solid-State Circuits Conference, Villah, Austria, September 2001 pp. 456–459 (2001)Google Scholar
  6. 6.
    Ye, Z., Shenoy, N., Banerjee, P.: A C Compiler for a Processor with a Reconfigurable Functional Unit. In: ACM/SIGDA Symposium on FPGAs, Montery, California, USA, pp. 95–100 (2000)Google Scholar
  7. 7.
    Sima, M., Vassiliadis, S., Cotofana, S., van Eijndhoven, J., Vissers, K.: Field- Programmable Custom Computing Machines - A Taxonomy. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol. 2438, pp. 79–88. Springer, Heidelberg (2002)CrossRefGoogle Scholar
  8. 8.
    Kuzmanov, G., Gaydadjiev, G., Vassiliadis, S.: Loading ρμ-code: Design Considerations. In: International Workshop on Systems, Architecture, Modeling and Simulation (SAMOS), Samos, Greece (July 2003)Google Scholar
  9. 9.
    Moscu Panainte, E., Bertels, K., Vassiliadis, S.: Compiling for the Molen Programming Paradigm. In: 13th International Conference on Field Programmable Logic and Applications (FPL), Lissabon, Portugal (September 2003)Google Scholar
  10. 10.
    Peleg, A., Weiser, U.: MMX Technology Extension to the Intel Architecture. IEEE Micro 16(4), 42–50 (1996)CrossRefGoogle Scholar
  11. 11.
    Padegs, A., Moore, B.B., Smith, R.M., Buchholz, W.: The IBM System/370 vector architecture: Design considerations. IEEE Transactions on Computers 37, 509–520 (1988)CrossRefGoogle Scholar
  12. 12.
    Buchholz, W.: The IBM System/370 vector architecture. IBM Systems Journal 25(1), 51–62 (1986)CrossRefMathSciNetGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2004

Authors and Affiliations

  • Stamatis Vassiliadis
    • 1
  • Georgi Gaydadjiev
    • 1
  • Koen Bertels
    • 1
  • Elena Moscu Panainte
    • 1
  1. 1.Computer Engineering Laboratory, Electrical Engineering Dept., EEMCSTU DelftThe Netherlands

Personalised recommendations