Skip to main content

Design of Bit Parallel Multiplier with Lower Time Complexity

  • Conference paper
Book cover Information Security and Cryptology - ICISC 2003 (ICISC 2003)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2971))

Included in the following conference series:

Abstract

Recently efficient implementation of finite field operations has received a lot of attention. Among GF(2m) arithmetic operations, a multiplication process is the most basic and a critical operation that determines a speed-up in hardware. Mastrovito multipliers using a trinomial p(x)=x m+x n+1(nm/2) require m 2-1 XOR gates and m 2 AND gates. The proposed multiplier that depends on the intermediate term x n needs m 2 AND gates and m 2+(n 2-3n)/2 XOR gates. The time complexity of existing multipliers is T A +([(m-2)/(m-n)] + 1+ [log 2 m ]) T X and that of the proposed method is T A +(1+[ log 2 (m-1 + [ n/2 ]) ]) T X . The proposed architecture is efficient for the extension degree m suggested as standards: SEC2, ANSI X9.63. In average, the space complexity is increased to 1.18% but the time complexity is reduced 9.036%.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Golub, G.H., van Loan, C.F.: Matrix Computations. The Johns Hopkins University Press, Baltimore (1996)

    MATH  Google Scholar 

  2. Halbutoğullar, A., Koc̨, C̨.K.: Mastrovito multiplier for general irreducible polynomials. In: Fossorier, M.P.C., Imai, H., Lin, S., Poli, A. (eds.) AAECC 1999. LNCS, vol. 1719, pp. 498–507. Springer, Heidelberg (1999)

    Chapter  Google Scholar 

  3. IEEE P1363. Standard Specifications for Public-Key Cryptography. Institute of Electrical and Electionics Engineers (2000)

    Google Scholar 

  4. Koc, C.K., Sunar, B.: Low-complexity bit-parallel canonical and normal basis multipliers for a class of finite fields. IEEE Transactions on Computers 47(3), 353–356 (1998)

    Article  MathSciNet  Google Scholar 

  5. Lidl, R., Niederreiter, H.: Introduction to Finite Fields and Their Applications. Cambridge University Press, New York (1994)

    MATH  Google Scholar 

  6. Mastrovito, E.D.: VLSI architectures for Computation in Galois Fields. PhD thesis, Linkoping University, Department of Electrical Engineering, Linkoping, Sweden (1991)

    Google Scholar 

  7. Mastrovito, E.D.: VLSI architectures for multiplication over finite field. In: Mora, T. (ed.) AAECC 1988. LNCS, vol. 357, pp. 297–309. Springer, Heidelberg (1989)

    Google Scholar 

  8. Menezes, A.J. (ed.): Applications of Finite Fields. Kluwer Academic Publishers, Boston (1993)

    MATH  Google Scholar 

  9. Menezes, A.J.: Elliptic Curve Public Key Cryptosystems. Kluwer Academic Publishers, Boston (1993)

    MATH  Google Scholar 

  10. Parr, C.: A New architecture for a parallel finite field multiplier with low complexity based on composite fields. IEEE Transactions on Computers 45(7), 856–861 (1996)

    Article  Google Scholar 

  11. SEC2, Recommended Elliptic Curve Domain Parameters, September 20 (2000)

    Google Scholar 

  12. Sunar, B., Koc, C.K.: Mastrovito Multiplier for All Trinomial. IEEE Transactions on Computers 48(5), 522–527 (1999)

    Article  MathSciNet  Google Scholar 

  13. ANSI X.9.63-1998, Public Key Cryptography for the Financial Services Industry: Elliptic Curve Digital Signature Algorithm (ECDSA)

    Google Scholar 

  14. Zhang, T., Parhi, K.K.: Systematic Design of Original and Modified Mastrovito Multiplier for General Irreducible Polynomials. IEEE Transactions on Computers 50(7), 734–749 (2001)

    Article  MathSciNet  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Lee, S.O., Jung, S.W., Kim, C.H., Yoon, J., Koh, JY., Kim, D. (2004). Design of Bit Parallel Multiplier with Lower Time Complexity. In: Lim, JI., Lee, DH. (eds) Information Security and Cryptology - ICISC 2003. ICISC 2003. Lecture Notes in Computer Science, vol 2971. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-24691-6_11

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-24691-6_11

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-21376-5

  • Online ISBN: 978-3-540-24691-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics