Abstract
We have developed a set of microbenchmarks for accurately determining the structural characteristics of data cache memories and TLBs. These characteristics include cache size, cache line size, cache associativity, memory page size, number of data TLB entries, and data TLB associativity. Unlike previous microbenchmarks that used time-based measurements, our microbenchmarks use hardware event counts to more accurately and quickly determine these characteristics while requiring fewer limiting assumptions.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Intel Itanium 2 Processor Reference Manual (April 2003), http://developer.intel.com/
Bilmes, J., Asanovic, K., Chin, C.-W., Demmel, J.: Optimizing matrix multiply using PhiPAC: a portable high-performance ANSI C coding methodology. In: Proc. International Conference on Supercomputing, Vienna, Austria (1997)
Browne, S., Dongarra, J., Garner, N., Ho, G., Mucci, P.: A portable programming interface for performance evaluation on modern processors. International Journal of High Performance Computing Applications 14(3), 189–204 (2000)
Chilimbi, T.M., Hill, M.D., Larus, J.D.: Cache-conscious structure layout. In: Proc. 1999 ACM SIGPLAN Conference on Programming Languages and Implementation (PLDI), pp. 1–12 (1999)
Jalby, W., Lemuet, C.: Exploring and optimizing Itanium2 cache performance for scientific computing. In: Proc. 2nd Workshop on EPIC Architectures and Compiler Technology, Istanbul, Turkey (November 2002)
Manegold, S., Boncz, P.: Cache-Memory and TLB Calibration Tool (2001), http://homepages.cwi.nl/manegold/Calibrator/calibrator.shtml
Saavedra, R.H., Smith, A.J.: Measuring cache and TLB performance and their effect on benchmark runtimes. IEEE Transactions on Computers 44(10), 1223–1235 (1995)
Snavely, A., Carrington, L., Wolter, N., Labarta, J., Badia, R., Purkayastha, A.: A framework for performance modeling and prediction. In: Proc. SC 2002, Baltimore, MD (November 2002)
Sorenson, E.S., Flanagan, J.K.: Cache characterization surfaces and predicting workload miss rates. In: Proc. 4th IEEE Workshop on Workload Characterization, Austin, Texas, December 2001, pp. 129–139 (2001)
Thomborson, C., Yu, Y.: Measuring data cache and TLB parameters under Linux. In: Proc. 2000 Symposium on Performance Evaluation of Computer and Telecommunication Systems, pp. 383–390. Society for Computer Simulation International (July 2000)
Whaley, R.C., Petitet, A., Dongarra, J.: Automated empirical optimizations of software and the ATLAS project. Parallel Computing 27(1-2), 3–25 (2001)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Dongarra, J., Moore, S., Mucci, P., Seymour, K., You, H. (2004). Accurate Cache and TLB Characterization Using Hardware Counters. In: Bubak, M., van Albada, G.D., Sloot, P.M.A., Dongarra, J. (eds) Computational Science - ICCS 2004. ICCS 2004. Lecture Notes in Computer Science, vol 3038. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-24688-6_57
Download citation
DOI: https://doi.org/10.1007/978-3-540-24688-6_57
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-22116-6
Online ISBN: 978-3-540-24688-6
eBook Packages: Springer Book Archive