Abstract
Advances in nanotechnology have made it possible to assemble nanostructures into a wide range of micrometer-scale sensors, actuators, and other novel devices... and to place thousands of such devices on a single chip. Most of these devices can benefit from intelligent control, but the control often requires full programmability for each device’s controller. This paper presents a combination of programming language, compiler technology, and target architecture that together provide full MIMD-style programmability with per-processor circuit complexity low enough to allow each nanotechnology-based device to be accompanied by its own nanocontroller.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Abu-Ghazaleh, N.B.: Shared Control Multiprocessors - A Paradigm for Supporting Control Parallelism on SIMD-like Architectures, PhD Dissertation, University of Cincinnati (July 1997)
Batcher, K.: STARAN Parallel Processor System Hardware. In: Proc. of the 1974 National Computer Conference, AFIPS Conference Proceedings, vol. 43, pp. 405–410 (1974)
Batcher, K.: Architecture of a Massively Parallel Processor. In: Proc. of IEEE/ACM International Conference on Computer Architecture, pp. 168–173 (1980)
Blank, T.: The MasPar MP-1 Architecture. In: 35th IEEE Computer Society International Conference (COMPCON), February 1990, pp. 20–24 (1990)
Bryant, R.E.: Graph-Based Algorithms for Boolean Function Manipulation. IEEE Transactions on Computers C35(8), 677–691 (1986)
Davis, R., Thomas, D.: Systolic Array Chip Matches the Pace of High-Speed Processing. Reprint from Electronic Design, October 31 (1984)
Dietz, H.G., Cohen, W.E.: A Control-Parallel Programming Model Implemented On SIMD Hardware. In: Banerjee, U., Gelernter, D., Nicolau, A., Padua, D. (eds.) Languages and Compilers for Parallel Computing, pp. 311–325. Springer, New York (1993)
Dietz, H.G.: Common Subexpression Induction. In: Proceedings of the 1992 International Conference on Parallel Processing, Saint Charles, Illinois, August 1992, vol. II, pp. 174–182 (1992)
Dietz, H.G.: Speculative Predication Across Arbitrary Interprocedural Control Flow. In: Carter, L., Ferrante, J. (eds.) Languages and Compilers for Parallel Computing, pp. 432–446. Springer, New York (2000)
Dietz, H.G., Fisher, R.J.: Compiling for SIMD Within A Register. In: Chatterjee, S., Prins, J.,F., Carter, L., Ferrante, J., Li, Z., Sehr, D. (eds.) Languages and Compilers for Parallel Computing, pp. 290–304. Springer, New York (1999)
Dietz, H.G., Krishnamurthy, G.: Meta-State Conversion. In: Proceedings of the 1993 International Conference on Parallel Processing, Saint Charles, Illinois, August 1993, vol. II, pp. 47–56 (1993)
Ellis, J.R.: Bulldog: A compiler for VLIW Architectures. In: ACM Doctoral Dissertation Award. MIT Press, Cambridge (1985)
Erbacher, R.F.: Implementing an Interactive Visualization System on a SIMD Architecture, University of Massachusetts at Lowell Technical Report, Lowell, MA 01854
Ganser, E., Koutsofios, E., North, S.: Drawing graphs with dot (dot user’s manual), ATT Research, February 4 (2002)
Gropl, C.: Binary Decision Diagrams for Random Boolean Functions, Ph.D. Dissertation, Humboldt University, Berlin, Germany (May 1999)
Hachtel, G.D., Somenzi, F.: Logic Synthesis and Verification Algorithms, June 1996. Kluwer Academic Publishers, Dordrecht (1996)
Karplus, K.: Representing Boolean Functions with If-Then-Else DAGs, Technical Report UCSC-CRL-88-28, University of California at Santa Cruz, November 1 (1988)
Nilsson, M., Tanaka, H.: MIMD Execution by SIMD Computers. Journal of Information Processing, Information Processing Society of Japan 13(1), 58–61 (1990)
Thinking Machines Corporation, Connection Machine Model CM-2 Technical Summary, Version 5.1 (May 1989)
Wilsey, P.A., Hensgen, D.A., Slusher, C.E., Abu-Ghazaleh, N.B., Hollinden, D.Y.: Exploiting SIMD Computers for Mutant Program Execution. Technical Report No. TR 133-11-91, Department of Electrical and Computer Engineering, University of Cincinnati, Cincinnati, Ohio (November 1991)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Dietz, H.G., Arcot, S.D., Gorantla, S. (2004). Much Ado about Almost Nothing: Compilation for Nanocontrollers. In: Rauchwerger, L. (eds) Languages and Compilers for Parallel Computing. LCPC 2003. Lecture Notes in Computer Science, vol 2958. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-24644-2_30
Download citation
DOI: https://doi.org/10.1007/978-3-540-24644-2_30
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-21199-0
Online ISBN: 978-3-540-24644-2
eBook Packages: Springer Book Archive