Abstract
The Integrated Circuits manufacturing process is composed by many (around 100) elementary process steps, whose interaction determines the final product performances and quality. To monitor the process elementary devices are tested, so to obtain their structural and/or electrical parameters. One aim of this testing phase is to have a feedback on the production line when some problem occurs. This task should determine which particular elementary step is the cause of the problem. Therefore it is necessary to have cause-effect models, so to relate problems to structural parameter instabilities. Once the structural cause is determined, it is generally easy for the engineer to associate it to a precise process step. The methodology we propose in order to diagnose quality loss causes is based upon particular cause-effect structures named Bayesian networks.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Berzuini, C.; Bellazzi, R.; Quaglini, S.: Temporal Reasoning with Probabilities. Proceeding of Fifth Workshop on Uncertainty and AI, Ed. Henrion, 1989.
Berzuini, C.: Modelling Temporal Processes via Belief Networks and Petri Nets with Application to Expert System. Annals of Mathematics and AI,Vol. 2, 1990.
Charniak, E.: Bayesian Networks without tears. AI Magazine, Vol. 12, 1991.
Geman, S.; Geman, D.: Stochastic Relaxation, Gibbs Distribution, and the Bayesian Restoration of Images. IEEE Transactions on Pattern Analysis and Machine Intelligence, Vol. 6, 1984.
Horvitz, E.J.; Henrion, M.; Breese, J.S.: Decision analysis and expert systems. AI Magazine, 12, 1991.
Whittaker, J.: Graphical Models in Applied Multivariate Statistics. Ed. Wiley, New York, 1990.
Neapolitan, R.E.: Probabilistic Reasoning in Expert Systems, Theory and Algorithms. Ed. Wiley Sons,1990.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1996 John Wiley & Sons Ltd and B. G. Teubner
About this chapter
Cite this chapter
Archetti, F., Carelli, A., Stella, F., Pelizza, M. (1996). Construction of Bayesian Network Model for Integrated Circuits Parametric Testing. In: Neunzert, H. (eds) Progress in Industrial Mathematics at ECMI 94. Vieweg+Teubner Verlag. https://doi.org/10.1007/978-3-322-82967-2_37
Download citation
DOI: https://doi.org/10.1007/978-3-322-82967-2_37
Publisher Name: Vieweg+Teubner Verlag
Print ISBN: 978-3-322-82968-9
Online ISBN: 978-3-322-82967-2
eBook Packages: Springer Book Archive