Skip to main content

Coverage Evaluation and Analysis of Post-Silicon Tests with Virtual Prototypes

  • Chapter
  • First Online:
Book cover Post-Silicon Validation and Debug
  • 1018 Accesses

Abstract

High-quality tests for post-silicon validation should be ready before a silicon device becomes available in order to save time spent on preparing, debugging, and fixing tests after the device is available. Thorough analysis of post-silicon validation tests should be conducted early even without a silicon device. We propose an approach to coverage evaluation and analysis of post-silicon validation tests. Test coverage is an important metric for evaluating the quality and readiness of post-silicon tests. We propose an online-capture offline-replay approach to coverage evaluation of post-silicon validation tests with virtual prototypes for estimating silicon device test coverage. We first capture necessary data from a concrete execution of the virtual prototype within a virtual platform under a given test, and then compute the test coverage by efficiently replaying this execution offline on the virtual prototype itself. Our approach provides early feedback on quality of post-silicon validation tests before silicon is ready. To ensure fidelity of early coverage evaluation, our approach has been further extended to support coverage evaluation and conformance checking in the post-silicon stage. Moreover, we propose a runtime analysis approach to monitor and analyze device behaviors triggered by post-silicon tests. We developed a shadow execution framework to execute a virtual prototype in a shadow environment while device behaviors can be well observed and debugged. Such shadow execution does not change normal execution flow; however, it provides capability for developers to observe any device transaction and state changes. We have applied our approach to evaluate a suite of common tests on virtual prototypes of five network adapters. Our approach was able to better help developers observe device behaviors triggered by the tests, and reliably estimate that this suite achieves high functional coverage on all five silicon devices.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 89.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 119.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. International Business Strategies, Inc., Global systemIC industry service monthly reports (2014), http://www.ibs-inc.net

  2. A. Nahir, A. Ziv, M. Abramovici, A. Camilleri, R. Galivanche, B. Bentley, H. Foster, A. Hu, V. Bertacco, S. Kapoor, Bridging pre-silicon verification and post-silicon validation, in DAC (2010)

    Google Scholar 

  3. P. Sampath, B. Rachana Rao, Efficient embedded software development using QEMU, in 13th Real Time Linux Workshop (2011)

    Google Scholar 

  4. S. Nelson, P. Waskiewicz, Virtualization: writing (and testing) device drivers without hardware, in Linux Plumbers Conference (2011)

    Google Scholar 

  5. K. Cong, L. Lei, Z. Yang, F. Xie, Coverage evaluation of post-silicon validation tests with virtual prototypes, in DATE (2014)

    Google Scholar 

  6. F. Bellard, QEMU, a fast and portable dynamic translator, in USENIX ATEC (2005)

    Google Scholar 

  7. B. Fabrice, QEMU (2013), http://wiki.qemu.org/Main_Page

  8. L. Lei, F. Xie, K. Cong, Post-silicon conformance checking with virtual prototypes, in DAC (2013)

    Google Scholar 

  9. L. Lei, K. Cong, F. Xie, Optimizing post-silicon conformance checking, in ICCD (2013)

    Google Scholar 

  10. L. Lei, K. Cong, Z. Yang, F. Xie, Validating direct memory access interfaces with conformance checking, in Proceedings of the 2014 IEEE/ACM International Conference on Computer-Aided Design (2014)

    Google Scholar 

  11. J. Keshava, N. Hakim, C. Prudvi, Post-silicon validation challenges: how EDA and academia can help, in DAC (2010)

    Google Scholar 

  12. C. Cadar, D. Dunbar, D. Engler, KLEE: unassisted and automatic generation of high-coverage tests for complex systems programs, in OSDI (2008)

    Google Scholar 

  13. K. Cong, F. Xie, L. Lei, Automatic concolic test generation with virtual prototypes for post-silicon validation, in ICCAD (2013)

    Google Scholar 

  14. S Mitra, S.A. Seshia, N. Nicolici, Post-silicon validation opportunities, challenges and recent advances, in DAC (2010)

    Google Scholar 

  15. S. Nelson, P. Waskiewicz, Virtualization: writing (and testing) device drivers without hardware (2011), http://www.linuxplumbersconf.org/2011/ocw/sessions/243

  16. S. Keil, C. Kolbitsch, Stateful fuzzing of wireless device drivers in an emulated environment, in Black Hat Japan (2007)

    Google Scholar 

  17. K. Balston, M. Karimibiuki, A.J. Hu, A. Ivanov, S.J.E. Wilton, Post-silicon code coverage for multiprocessor system-on-chip designs. IEEE Trans. Comput. (2011)

    Google Scholar 

  18. T. Bojan, M.A. Arreola, E. Shlomo, T. Shachar, Functional coverage measurements and results in post-silicon validation of \({\text{Core}}^{TM}~\)2 duo family, in HLVDT (2007)

    Google Scholar 

  19. X. Liu, Q. Xu, Trace signal selection for visibility enhancement in post-silicon validation, in DATE (2009)

    Google Scholar 

  20. A. Adir, A. Nahir, A. Ziv, C. Meissner, J. Schumann, Reaching coverage closure in post-silicon validation, in HVC (2010)

    Google Scholar 

  21. E. Singerman, Y. Abarbanel, S. Baartmans, Transaction based pre-to-post silicon validation, in DAC (2011)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Kai Cong .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Switzerland AG

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Cong, K., Xie, F. (2019). Coverage Evaluation and Analysis of Post-Silicon Tests with Virtual Prototypes. In: Mishra, P., Farahmandi, F. (eds) Post-Silicon Validation and Debug. Springer, Cham. https://doi.org/10.1007/978-3-319-98116-1_14

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-98116-1_14

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-98115-4

  • Online ISBN: 978-3-319-98116-1

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics