Abstract
Post-silicon validation is an important and time-consuming step in the design flow of system-on-chip (SoC) devices. Electrical errors such as those caused by cross-talk or power droops, are particularly difficult to catch during the pre-silicon phase because of the insufficient accuracy of device models, which is often traded-off against simulation time. These electrically induced subtle errors most commonly manifests in the logic domain as bit-flips in flip-flops. Unlike pre-silicon verification, limited internal node observability is one of the main challenges in post-silicon validation because it causes long error detection latencies if errors can only be observed at the primary outputs. Recent studies have justified the use of hardware assertions to enhance the internal observability and reduce error detection latencies. However, to the best of our knowledge, there are no systematic methods for designing embedded hardware monitors for generic logic blocks that can detect bit-flips with low detection latency. In addition to this, unlike pre-silicon verification and manufacturing test that benefits from well-defined and universally accepted coverage metrics, there is no generic metric from which confidence can be implied at the end of post-silicon validation. Toward these goals, we present methodologies and architectures that rely on design invariants (assertions) that are selected based on their potential to detect bit-flips. We also introduce the flip-flop coverage estimate that can be used to assess the quality of the selected assertions.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
J.H. Barton, E.W. Czeck, Z.Z. Segall, D.P. Siewiorek, Fault injection experiments using FIAT. IEEE Trans. Comput. (TCOMP) 39(4), 575–582 (1990)
P. Taatizadeh, N. Nicolici, Automated selection of assertions for bit-flip detection during post-silicon validation. IEEE Trans. Comput. Aided Design Integr. Circuits Syst. (TCAD) 35(12), 2118–2130 (2016)
H.F. Ko, N. Nicolici, Automated trace signals identification and state restoration for improving observability in post-silicon validation, in ACM/IEEE Design, Automation and Test in Europe (DATE) (2008), pp. 1298–1303
Y.-S. Yang, N. Nicolici, A. Veneris, Automated data analysis solutions to silicon debug, in ACM/IEEE Design, Automation Test in Europe Conference Exhibition (DATE) (2009), pp. 982–987
M. Boulé, Z. Zilic, Generating Hardware Assertion Checkers: For Hardware Verification, Emulation, Post-Fabrication Debugging and On-Line Monitoring (Springer, Berlin, 2008)
S. Hangal, S. Narayanan, N. Chandra, S. Chakravorty, IODINE: a tool to automatically infer dynamic invariants for hardware designs, in 42nd ACM/IEEE Design Automation Conference, 2005. Proceedings (2005), pp. 775–778
S. Hertz, D. Sheridan, S. Vasudevan, Mining hardware assertions with guidance from static analysis. IEEE Trans. Comput. Aided Design Integr. Circuits Syst. 32(6), 952–965 (2013)
B. Vermeulen, S.K. Goel, Design for debug: catching design errors in digital chips. IEEE Design Test Comput. 19(3), 35–43 (2002)
M. Gao, K.-T. Cheng, A case study of time-multiplexed assertion checking for post-silicon debugging, in IEEE International High Level Design Validation and Test Workshop (HLDVT) (2010), pp. 90–96
F. Brglez, D. Bryan, K. Kozminski, Combinational profiles of sequential benchmark circuits, in IEEE International Symposium on Circuits and Systems (ISCAS), vol. 3 (1989), pp. 1929–1934
C. Fibich, M. Wenzl, P. Rssler, On automated generation of checker units from hardware assertion languages, in Microelectronic Systems Symposium (MESS), 2014 (2014), pp. 1–6
M. Wenzl, C. Fibich, P. Rssler, H. Taucher, M. Matschnig, Logic synthesis of assertions for safety-critical applications, in IEEE International Conference on Industrial Technology (ICIT) (2015), pp. 1581–1586
H.D. Foster, A.C. Krolnik, D.J. Lacey, Assertion-Based Design, Information Technology: Transmission, Processing and Storage (Springer, Berlin, 2004)
C.-Y. Huang, Y.-F. Yin, C.-J. Hsu, T.B. Huang, T.-M. Chang, SoC HW/SW verification and validation, in ACM/IEEE Asia and South Pacific Design Automation Conference (ASP-DAC) (2011), pp. 297–300
K. Balston, A.J. Hu, S.J.E. Wilton, A. Nahir, Emulation in post-silicon validation: it’s not just for functionality anymore, in IEEE High Level Design Validation and Test Workshop (HLDVT) (2012), pp. 110–117
A Parikh, W. Wu, M.S. Hsiao, Mining-guided state justification with partitioned navigation tracks, in IEEE International Test Conference (ITC) (2007), pp. 1–10
Acknowledgements
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Switzerland AG
About this chapter
Cite this chapter
Taatizadeh, P., Nicolici, N. (2019). Selection of Post-Silicon Hardware Assertions. In: Mishra, P., Farahmandi, F. (eds) Post-Silicon Validation and Debug. Springer, Cham. https://doi.org/10.1007/978-3-319-98116-1_10
Download citation
DOI: https://doi.org/10.1007/978-3-319-98116-1_10
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-98115-4
Online ISBN: 978-3-319-98116-1
eBook Packages: EngineeringEngineering (R0)