Abstract
The first Arm Floating-Point Accelerator, which appeared in 1993, resembled the x87 coprocessor in its use of an 80-bit EP register file. This was succeeded by the Vector Floating-Point (VFP) architecture, which included 64-bit registers implementing the single-, double-, and half-precision data formats. The NEON Advanced SIMD extension later added 128-bit instructions for media and signal processing applications.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Kaufmann, M., Moore, J S.: ACL2 web site. http://www.cs.utexas.edu/users/moore/acl2/
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Switzerland AG
About this chapter
Cite this chapter
Russinoff, D.M. (2019). Arm Floating-Point Instructions. In: Formal Verification of Floating-Point Hardware Design. Springer, Cham. https://doi.org/10.1007/978-3-319-95513-1_14
Download citation
DOI: https://doi.org/10.1007/978-3-319-95513-1_14
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-95512-4
Online ISBN: 978-3-319-95513-1
eBook Packages: EngineeringEngineering (R0)