Skip to main content

Abstract

In this chapter, the topological description and analytical analysis of the operational transconductance amplifiers proposed in this work are presented. The proposed topologies are addressed with proper implementations at sizing level, design strategies, and simulation level results, compounding the respective analytical analyses and small-signal equivalent circuits. The fundamental elements and notions of the basic voltage-combiner structure are described in Sect. 3.1. The voltage-combiner -biased OTA is described in Sect. 3.2. The voltage-combiner-biased OTA improved with current starving is described in Sect. 3.3. The folded voltage-combiner-biased OTA, for lower-supply voltages, is described in Sect. 3.4. The fully dynamic OTA biased by voltage-combiners, specifically designed for analog-to-digital conversion architectures, is described in Sect. 3.5. Finally, the noise modeling is addressed in Sect. 3.6.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. F. Leyn, et al., “A behavioral signal path modeling methodology for qualitative insight in and efficient sizing of CMOS OpAmps,” in IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, Page(s): 374–381, Nov. 1997. DOI: https://doi.org/10.1109/ICCAD.1997.643563.

  2. F. Grasso, et al., “SapWin 4.0-a new simulation program for electrical engineering education using symbolic analysis,” in Computer Applications in Engineering Education, Vol. 24, Issue 1, Page(s): 44–57, Jan. 2016. DOI: https://doi.org/10.1002/cae.21671.

  3. R. Spence, R. Soin, “Tolerance Design of Electronic Circuits,” Addison-Wesley, 1988. DOI: 9780201182422.

    Google Scholar 

  4. P. Ko, “Approaches to Scaling,” in VLSI Electronics: Microstructure Science, Vol. 18, Issue 1, Page(s): 1–37, Academic Press, 1989. DOI: https://doi.org/10.1016/B978-0-12-234118-2.50005-X.

  5. Online, 2017: https://www.ti.com/lit/ds/symlink/ths4524.pdf.

  6. W. Sansen, “Analog Design Essentials,” Springer, 2006. ISBN: 978-0-387-25747-1.

    Google Scholar 

  7. M. Copeland, J. Rabaey, “Dynamic Amplifiers for MOS Technology,” in Electronics Letters, Vol. 15, Page(s): 301–302, May 1979. DOI: https://doi.org/10.1049/el:19790214.

  8. B. Hosticka, “Dynamic CMOS Amplifiers,” in IEEE Journal of Solid-State Circuits, Vol. 15, Issue 5, Page(s): 887–894, Oct. 1980. DOI: https://doi.org/10.1109/JSSC.1980.1051488.

  9. B. Hosticka, et al., “Performance of Integrated Dynamic MOS Amplifiers,” in Electronics Letters, Vol. 17, Issue 8, Page(s): 298–300, Apr. 1981. DOI: https://doi.org/10.1049/el:19810209.

  10. A. Zadeh, “A 100MHz, 1.2V, ±1V Peak-to-Peak Output, Double-Bus Single Ended-to-Differential Switched Capacitor Amplifier for Multi-Column CMOS Image Sensors,” in IEEE International New Circuits and Systems Conference (NEWCAS), Page(s): 1–4, Jun. 2016. DOI: https://doi.org/10.1109/NEWCAS.2016.7604739.

  11. Z. Chong, et al., “Low-Noise Wide-Band Amplifiers in Bipolar and CMOS Technologies,” Springer, 1991. ISBN: 978-1-4757-2126-3.

    Google Scholar 

  12. W. Schottky, “Über Spontane Stromschwankungen in Verschiedenen Elektrizitätsleitern,” in Anallen der Physik, Vol. 362, Issue 23, Page(s): 541–567, 1918. DOI: https://doi.org/10.1002/andp.19183622304.

  13. F. Hooge, “1/f Noise Sources,” in IEEE Transactions on Electron Devices, Vol. 41, Issue 11, Page(s): 1926–1935, November 1994. DOI: https://doi.org/10.1109/16.333808.

  14. L. Vandamme, et al., “On the Additivity of Generation-Recombination Spectra Part 3: The McWhorter Model for 1/f Noise in MOSFETs,” in Physica B: Condensed Matter, Vol. 357, Issues 3–4, Page(s): 507–524, Elsevier, Mar. 2005. DOI: https://doi.org/10.1016/j.physb.2004.09.106.

  15. C. Motchenbacher, et al., “Low-noise Electronic System Design,” Wiley Interscience, 1993. ISBN: 0-471-57742-1.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer International Publishing AG, part of Springer Nature

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Póvoa, R.F.S., Goes, J.C.d.P., Horta, N.C.G. (2019). Proposed Family of CMOS Amplifiers. In: A New Family of CMOS Cascode-Free Amplifiers with High Energy-Efficiency and Improved Gain. Springer, Cham. https://doi.org/10.1007/978-3-319-95207-9_3

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-95207-9_3

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-95206-2

  • Online ISBN: 978-3-319-95207-9

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics