Abstract
In this paper, we propose novel light-weight fine-grain dynamic and partial reconfiguration (DPR) methods on Xilinx FPGAs, where bit-streams for look-up table (LUT) reconfiguration can be generated on-demand on the FPGA without using FPGA design tools, aiming at enabling more flexible DPR on FPGAs. Although the methods only focus on reconfiguration of LUTs, reconfiguration time of 2.4 to 5.2 \(\mu \)s can be achieved including the preparation time of configuration data with compact controllers. Power consumption of reconfiguration is as low as in the normal operation, suggesting effectiveness of the proposed DPR methods in terms of power-performance ratio.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
Heiner, J., Sellers, B., Wirthlin, M., Kalb, J.: FPGA partial reconfiguration via configuration scrubbing. In: Proceedings of the International Conference on Field Programmable Logic and Applications (FPL 2009), pp. 99–104 (2009)
Heron, J.P., Woods, R.F.: Architectural strategies for implementing an image processing algorithm on XC6000 FPGA. In: Proceedings of the International Workshop on Field-Programmable Logic and Applications (FPL 1996). Lecture Notes in Computer Science, vol. 1142, pp. 317–326 (1996)
Hori, Y., Satoh, A., Sakane, H., Toda, K.: Bitstream encryption and authentication with AES-GCM in dynamically reconfigurable systems. In: Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL 2008), pp. 23–28 (2008)
Intel: Partially Reconfiguring a Design on Intel Stratix 10 GX FPGA Development Board, AN-825 (2017). http://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/an/an825.pdf
Kawai, H., Yamaguchi, Y., Yasunaga, M., Glette, K., Torresen, J.: An adaptive pattern recognition hardware with on-chip shift register-based partial reconfiguration. In: Proceedings of the International Conference on Field-Programmable Technology (FPT 2008), pp. 169–176 (2008)
Shibata, Y., Ling, X.P., Amano, H.: An emulation system of the WASMII: a data driven computer on a virtual hardware. In: Proceedings of the International Workshop on Field-Programmable Logic and Applications (FPL 1996). Lecture Notes in Computer Science, vol. 1142, pp. 55–64 (1996)
Wirthlin, M.J., Hutchings, B.L.: Sequencing run-time reconfigured hardware with software. In: Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA 1996), pp. 122–128 (1996)
Xilinx: Virtex-5 FPGA Configuration User Guide, UG191 (v3.12) (2017). http://www.xilinx.com/support/documentation/user_guides/ug191.pdf
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer International Publishing AG, part of Springer Nature
About this paper
Cite this paper
Ueda, K., Dohi, K., Shibata, Y. (2019). Light-Weight Fine-Grain Dynamic Partial Reconfiguration on Xilinx FPGAs. In: Barolli, L., Javaid, N., Ikeda, M., Takizawa, M. (eds) Complex, Intelligent, and Software Intensive Systems. CISIS 2018. Advances in Intelligent Systems and Computing, vol 772. Springer, Cham. https://doi.org/10.1007/978-3-319-93659-8_46
Download citation
DOI: https://doi.org/10.1007/978-3-319-93659-8_46
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-93658-1
Online ISBN: 978-3-319-93659-8
eBook Packages: Intelligent Technologies and RoboticsIntelligent Technologies and Robotics (R0)